CACHE STRUCTURES

Microprocessor and memory performance have improved asymmetrically over time, leading to a well recognized performance gap. In 1980, a typical microprocessor ran at under 10 MHz, and a typ-ical DRAM exhibited an access time of about 250 ns. Two decades later, high-end microprocessors were running at several hundred megahertz, and a typical DRAM exhibited an access time of 40 ns.

Microprocessors’ appetites for memory bandwidth has increased by about two orders of magnitude over 20 years while main memory technology, most often DRAM, has improved by less than an or-der of magnitude during that same period. To make matters worse, many microprocessors shifted from CISC to RISC architectures during this same period, thereby further increasing their demand for instruction memory bandwidth. The old model of directly connecting main memory to a micro-processor has broken down and become a performance-limiting bottleneck.

The culprits for slow main memory include the propagation delays through deep address decod-ing logic and the high random access latency of DRAM—the need to assert a row address, wait some time, assert a column address, and wait some more time before data is returned. These prob-lems can be partially addressed by moving to SRAM. SRAM does not exhibit the latency penalty of DRAM, but there are still the address decoding delays to worry about. It would be nice to build main memory with SRAM, but this is prohibitively expensive, as a result of the substantially lower den--Balch.book Page 149 Thursday, May 15, 2003 3:46 PM

150 Advanced Digital Systems

sity of SRAM as compared to DRAM. An SRAM-based main memory requires more devices, more circuit board area, and more connecting wires—all requirements that add cost and reduce the reli-ability of a system. Some supercomputers have been built with main memory composed entirely of SRAM, but keep in mind that these products have minimal cost constraints, if any.

If software running on microprocessors tended to access every main memory location with equal probability, not much could be done to improve memory bandwidth without substantial increases in size and cost. Under such circumstances, a choice would have to be made between a large quantity of slow memory or a small quantity of fast memory. Fortunately, software tends to access fairly con-strained sets of instructions and data in a given period of time, thereby increasing the probability of accessing sequential memory locations and decreasing the probability of truly random accesses.

This property is generally referred to as locality. Instructions tend to be executed sequentially in the order in which they are stored in memory. When branches occur, the majority are with small dis-placements for purposes of forming loops and local “if…then…else” logical decisions. Data also tend to be grouped into sequential elements. For example, if a string of characters forming a person’s name in a database is being processed, the characters in the string will be located in sequential mem-ory locations. Furthermore, the entire database entry for the person will likely be stored as a unit in nearby memory locations.

Caches largely overcome main memory latency problems. A cache, pronounced “cash,” is a small quantity of fast memory that is used to temporarily store portions of main memory that the micro-processor accesses often or is predicted to access in the near future. Being that cache memory is rel-atively small, SRAM becomes practical to use in light of its substantial benefits of fast access time and simplicity—a memory controller is not needed to perform refresh or address multiplexing oper-ations. As shown in Fig. 7.1, a cache sits between a microprocessor and main memory and is com-posed of two basic elements: cache memory and a cache controller.

The cache controller watches all memory transactions initiated by the microprocessor and selects whether read data is fetched from the cache or directly from main memory and whether writes go into the cache or into main memory. Transactions to main memory will be slower than those to the cache, so the cache controller seeks to minimize the number of transactions that are handled directly by main memory.

Locality enables a cache controller to increase the probability of a cache hit—that data requested by the microprocessor has already been loaded into the cache. A 100 percent hit rate is impossible, because the controller cannot predict the future with certainty, resulting in a cache miss every so of-ten. Temporal and spatial locality properties of instructions and data help the controller improve its hit rate. Temporal locality says that, if a memory location is accessed once, it is likely to be accessed again in the near future. This can be readily observed by considering a software loop: instructions in the body of the loop are very likely to be fetched again in the near future during the next loop

itera-Address Bus MPU

Main Memory (DRAM) Cache

Memory (SRAM) Cache

Controller

Data Bus

Control Control

FIGURE 7.1 Computer with cache.

-Balch.book Page 150 Thursday, May 15, 2003 3:46 PM

Advanced Microprocessor Concepts 151

tion. Spatial locality says that, if a memory location is accessed, it is likely that nearby locations will be accessed in the near future. When a microprocessor fetches an instruction, there is a high proba-bility that it will soon fetch the instructions immediately following that instruction. Practically speaking, temporal locality tells the cache controller to attempt to retain recently accessed memory locations in the expectation that they will be accessed again. Spatial locality tells the cache control-ler to preload additional sequential memory locations when a single location is fetched by the micro-processor, in the expectation that these locations will be soon accessed.

Given the locality properties, especially spatial locality, that need to be incorporated into the cache controller, a basic cache organization emerges in which blocks of data rather than individual bytes are managed by the controller and held in cache memory. These blocks are commonly called lines, and they vary in size, depending on the specific implementation. Typical cache line sizes are 16, 32, or 64 bytes. When the microprocessor reads a memory location that is not already located in the cache (a miss), the cache controller fetches an entire line from main memory and stores it as a unit. To maintain the simplicity of power-of-two logic, cache lines are typically mapped into main memory on boundaries defined by the line size. A 16-byte cache line will always hold mem-ory locations at offsets represented by the four least-significant address bits. Main memmem-ory is therefore effectively divided into many small 16-byte lines with offsets from 0x0 to 0xF. If a micro-processor with a 32-bit address bus fetches location 0x1000800C and there is a cache miss, the controller will load locations 0x10008000 through 0x1000800F into a designated cache line. If the cache is full, and a miss occurs, the controller must flush a line that has a lower probability of use so as to make room for the new data. If the flushed line has been modified by writes that were not already reflected in main memory, the controller must store the line to prevent losing and corrupt-ing the memory contents.

As more cache lines are implemented, more sections of main memory can be simultaneously held in the cache, increasing the hit rate. However, a cache’s overall size must be bounded by a system’s target size and cost constraints. The size of a cache line is a compromise between granularity, load/

store time, and locality benefits. For a fixed overall size, larger lines reduce the granularity of unique blocks of main memory that can be simultaneously held in the cache. Larger cache lines increase the time required to load a new line and update main memory when flushing an old line. Larger cache lines also increase the probability that a subsequent access will result in a hit.

Cache behavior on reads is fairly consistent across different implementations. Writes, however, can be handled in one of three basic manners: no-write, write-through, and write-back. A no-write cache does not support the modification of its contents. When a write is performed to a block of memory held in a cache line, that line is flushed, and the write is performed directly into main mem-ory. This scheme imposes two penalties on the system: writes are always slowed by the longer la-tency of main memory, and locality benefits are lost because the flush forces any subsequent accesses to that line to result in a miss and reload of the entire line that was already present in the cache.

Write-through caches support the modification of their contents but do not support incoherency between cache memory and main memory. Therefore, a write to a block of memory held in a cache line results in a parallel write to both the cache and main memory. This is an improvement over a no-write cache in that the cache line is not forcibly flushed, but the no-write is still slowed by a direct ac-cess to main memory.

A write-back cache minimizes both penalties by enabling writes to valid cache lines but not im-mediately causing a write to main memory. The microprocessor does not have to incur the latency penalty of main memory, because the write completes as fast as the cache can accept the new data.

This scheme introduces complexity in the form of incoherency between cache and main memory:

each memory structure has a different version of the same memory location. To solve the incoher-ency problem, a write-back cache must maintain a status bit for each line that indicates whether the -Balch.book Page 151 Thursday, May 15, 2003 3:46 PM

152Advanced Digital Systems

line is clean or dirty. When the line is eventually flushed, dirty lines must be written back to main memory in their entirety. Clean lines can be flushed without further action. While a write-back cache cannot absolutely eliminate the longer write latency of main memory, it can reduce the overall sys-tem impact of writes, because the microprocessor can perform any number of writes to the same cache line, and only a fixed write-back penalty results upon a flush.

The central problem in designing a cache is how to effectively hold many scattered blocks from a large main memory in a small cache memory. In a standard desktop PC, main memory may consist of 256 MB of DRAM, whereas the microprocessor’s cache is 256 kB—a difference of three orders of magnitude! The concept of cache lines provides a starting point with a defined granularity to min-imize the problem somewhat. Deciding on a 16-byte line size, for example, indicates that a 32-bit address space needs to be handled only as 2²⁸ units rather than 2³² units. Of course, 2²⁸ is still a very large number! Each cache line must have an associated tag and/or index that identifies the higher-or-der address bits that its contents represent (28 bits in this example). Different cache architectures handle these tags and indices to balance cache performance with implementation expense. The three standard cache architectures are fully associative, direct mapped, and n-way set associative.

A fully associative cache, shown in Fig. 7.2, breaks the address bus into two sections: the lower bits index into a selected cache line to select a byte within the line, and the upper bits form a tag that is associated with each cache line. Each cache line contains a valid bit to indicate whether it contains real data. Upon reset, the valid bits for each line are cleared to 0. When a cache line is loaded with data, its tag is set to the high-order address bits that are driven by the microprocessor. On subsequent transactions, those address bits are compared in parallel against every tag in the cache. A hit occurs when one tag matches the requested address, resulting in that line’s data advancing to a final multi-plexer where the addressed bytes are selected by the low-order address bits. A fully associative cache is the most flexible type, because any cache line can hold any portion of main memory. The disadvantage of this scheme is its complexity of implementation. Each line requires address

match-A[31:4] A[3:0]

requested address

Byte select

Requested Data 28-bit line tag valid 16-byte line data

=

Z match

28-bit line tag valid 16-byte line data

=

Z match

Hit 28-bit line tag valid 16-byte line data

=

Z match

28-bit line tag valid 16-byte line data

=

Z match

FIGURE 7.2 Fully associative cache.

-Balch.book Page 152 Thursday, May 15, 2003 3:46 PM

Advanced Microprocessor Concepts 153

ing logic, and each match signal must be logically combined in a single location to generate a final hit/miss status flag.

A direct mapped cache, shown in Fig. 7.3, breaks the address bus into three sections; the lower bits retain their index function within a selected line, the middle bits select a single line from an ar-ray of uniquely addressable lines, and the upper bits form a tag to match the selected cache line. As before, each cache line contains a valid bit. The difference here is that each block of memory can only be mapped into one cache line—the one indexed by that block’s middle address bits, A[15:4] in this example (indicating a 64-kB total cache size). During a cache miss, the controller determines which line is selected by the middle address bits, loads the line, sets the valid bit, and loads the line tag with the upper address bits. On subsequent accesses, the middle address bits select a single line whose tag is compared against the upper address bits. If they match, there is a cache hit. A direct mapped cache is much easier to implement as compared to a fully associative cache, because paral-lel tag matching is not required. Instead, the cache can be constructed with conventional memory and logic components using off-the-shelf RAM for both the tag and line data. The control logic can index into the RAM, check the selected tag for a match, and then take appropriate action. The disad-vantage to a direct mapped cache is that, because of the fixed mapping of memory blocks to cache lines, certain data access patterns can cause rapid thrashing. Thrashing results when the micropro-cessor rapidly accesses alternate memory blocks. If the alternate blocks happen to map to the same cache line, the cache will almost always miss, because each access will result in a flush of the alter-nate memory block.

Given the simplicity of a direct mapped cache, it would be nice to strike a compromise between an expensive fully associative cache and a thrashing-sensitive direct mapped cache. The n-way set associative cache is such a compromise. As shown in Fig. 7.4, a two-way set associative cache is basically two direct mapped cache elements connected in parallel to reduce the probability of thrashing. More than two sets can be implemented to further reduce thrashing potential. Four-way and two-way set associative caches are very common in modern computers. Beyond four ele-ments, the payback of thrashing avoidance to implementation complexity declines. The term set refers to the number of entries in each direct mapped element, 4,096 in this example. Here, the

requested address

Byte select

Requested Data

A[31:16] A[15:4] A[3:0]

16-bit line tag valid 16-byte line data 16-bit line tag valid 16-byte line data 16-bit line tag valid 16-byte line data 16-bit line tag valid 16-byte line data

=

Cache Tag and Data RAM: 4,096 entries

RAM Index

Hit

FIGURE 7.3 64-kB direct mapped cache.

-Balch.book Page 153 Thursday, May 15, 2003 3:46 PM

154 Advanced Digital Systems

cache has expanded to 128 kB in size using two 64 kB elements. If cost constraints dictate keeping a 64 kB cache, it would be preferable to reduce the set size to 2,048 rather than halve the line size, which is already at a practical minimum of 16 bytes. Reducing the set size to 2¹¹ would increase the line tag to 17 bits to maintain a 32-bit address space representation. In a cache of this type, the controller can choose which of two (or four, or n) cache line locations to flush when a miss is en-countered.

Deciding which line to flush when a cache miss occurs can be done in a variety of ways, and dif-ferent cache architectures dictate varying approaches to this problem. A fully associative cache can place any main memory block into any line, while a direct mapped cache has only one choice for any given memory block. Three basic flush, or replacement, algorithms are as follows:

• First-in-first-out (FIFO). Track cache line ages and replace the oldest line.

• Least-recently-used (LRU). Track cache line usage and replace the line that has not been ac-cessed longest.

• Random. Replace a random line.

A fully associative cache has the most flexibility in selecting cache lines and therefore the most complexity in tracking line usage. To perform either a FIFO or LRU replacement algorithm on a fully associative cache, each line would need a tracking field that could be updated and checked in parallel with all other lines. N-way set associative caches are the most interesting problems from a practical perspective, because they are used most frequently. Replacement algorithms for these caches are simplified, because the number of replacement choices is restricted to N. A two-way set associative cache can implement either FIFO or LRU algorithms with a single bit per line entry.

For a FIFO algorithm, the entry being loaded anew has its FIFO bit cleared, and the other entry has its FIFO bit set, indicating that the other entry was loaded first. For an LRU algorithm, the entry be-ing accessed at any given time has its LRU bit cleared, and the other has its LRU bit set, indicatbe-ing that the other entry was used least recently. These algorithms and associated hardware are only

Hit

=

16-bit tag V 16-byte data

16-bit tag V 16-byte data Z

Byte select

Requested Data

requested address A[31:16] A[15:4] A[3:0]

=

16-bit tag V 16-byte data

16-bit tag V 16-byte data Z

FIGURE 7.4 128-kB two-way set associative cache.

-Balch.book Page 154 Thursday, May 15, 2003 3:46 PM

Advanced Microprocessor Concepts 155

slightly more complex for a four-way set associative cache that would require two status bits per line entry.