Controlled Page Buffer Write
28F016XS FLASH MEMORY
ory are alternately accessed. Data 'is latched and driven valid 20 ns (teHQV) after a rising ClK edge.
The 2BF016XS is capable of operating up to 66 MHz (5V Vee>, and the programmable SFI Configuration enables system design flexibility optimizing the 2BF016XS to a specific system clock frequency. See Section 4.9, SFI Configuration Table, for specific SFI Configurations for given operating frequencies.
The SFI Configuration optimizes the 2BF016XS for a wide range of system operating frequencies. The de-fault SFI Configuration is 4, which allows system boot from the 2BF016XS at any frequency up to 66 MHz at 5V Vee. After initiating an access, data is latched and will begin driving on the data outputs after a ClK count corresponding to the SFI Configu-ration has elapsed. The 2BF016XS will hold data val-id until CE # or OE # is deactivated or a ClK count corresponding to the SFI Configuration for a subse-quent access has elapsed.
The ClK and ADV # inputs, new to the 2BF016XS in comparison to previous flash memories, control ad-dress latching and device synchronization during read operations. ClK input controls the device laten-cies, times out the SFI Configuration and synchro-nizes data outputs. ADV # indicates the presence of a valid address on the 2BF016XS address inputs.
During read operations, addresses are latched and accesses are initiated on a rising ClK edge in con-junction with ADV # low. Both ClK and ADV # are ignored by the 2BF016XS during write operations.
The 2BF016XS incorporates SmartVoltage technolo-gy, providing Vee operation at both 3.3V and 5.0V and program and erase capability at Vpp = 12.0V or 5.0V. Operating at Vee = 3.3V, the 2BF016XS con-sumes less than one half the power consumption at 5.0V Vee, while 5.0V Vee provides highest read per-formance capability. Vpp operation at 5.0V elimi-nates the need for a separate 12.0V converter, while the Vpp = 12.0V option maximizes write/erase per-formance. In addition to the flexible program and erase voltages, the dedicated Vpp gives complete code protection with Vpp
:s:
VPPLK.Internal 3.3V or 5.0V Vee detection automatically configures the device internally for optimized 3.3V or 5.0V Read/Write operation. Hence, the 2BF016SA's 3/5# pin is not required and is a no-connect (NC) on the 2BF016XS maintaining backwards-compati-bility between components.
A Command User Interface (CUI) serves as the sys-tem interface between the microprocessor or micro-controller and the internal memory operation.
3-5
28F016XS FLASH MEMORY
Internal Algorithm Automation allows BytelWord Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the 2SFOOSSA S-Mbit FlashFile™
memory.
A super-set of commands has been added to the basic 2SFOOSSA command-set to achieve higher write performance and provide additional capabili-ties. These new commands and features include:
• Page Buffer Writes to Flash
• Command Queuing Capability
• Automatic Data Writes during Erase
• Software Locking of Memory Blocks
• Two-Byte Successive Writes in S-bit Systems
• Erase All Unlocked Blocks
Writing of memory data is performed in either byte or word increments, typically within 6 /Lsec at 12.0V Vpp, which is a 33% improvement over the 2SFOOSSA. A Block Erase operation erases one of the 16 blocks in typically 1.2 sec, independent of the other blocks.
Each block can be written and erased a minimum of 100,000 cycles. Systems can achieve one million Block Erase Cycles by providing wear-leveling algo-rithms and graceful block retirement.. These tech-niques have already been employed in many flash file systems and hard disk drive designs.
The 2SF016XS incorporates two Page Buffers of 256 bytes (12S words) each to allow page data writes. This feature can improve a system write per-formance by up to 4.S times over previous flash memory devices, which have no Page ijuffers.
All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later in this datasheet) and a RY IBY # output pin provide information on the prog-ress of the requested operation.
While the 2SFOOSSA requires an operation to com-plete before the next operation can be requested, the 2SF016XS allows queuing of the next operation while the memory executes the current operation.
This eliminates system overhead when writing sev-eral bytes in a row to the array or erasing sevsev-eral blocks at the same time. The 2SF016XS can also perform Write operations to one block of memory while performing Erase of another block.
3-6
The 2SF016XS provides selectable block locking to protect code or data such as direct-e~ecutable oper- . ating systems or application code. Each block has an associated nonvolatile lock-bit which .determines the lock status of the block. In addition, the 2SF016XS has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.
The 2SF016XS contains three types of Status Regis-ters to accomplish various functions:
• A Compatible Status Register (CSR) which is 100% compatible with the 2SFOOSSA FlashFile memory Status Register. The CSR, when used alone, provides a straightforward upgrade capa-bility to. the 2SF016XS from a 2SFOOSSA-based block-specific status information such as the block lock-bit status.
The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 5 and 6.
The 2SF016XS incorporates an open drain RY/BY#
output pin. This feature allows the user to OR-tie many RY IBY # pins together in a multiple memory configuration such as a Resident Flash Array. The RY IBY # output pin employs five distinct configura-tions, which are enabled via special CUI commands and are described in detail in the 16-Mbit Flash Product Family User's Manual.
The 2SF016XS also incorporates a dual chip-enable function with two input pins, CEo# and CE1 #.
These pins have exactly the same functionality as the regular chip-enable pin, CE #, on the 2SFOOSSA.
For minimum chip designs, CE1 # may be tied to ground and system logic may use CEo# as the chip enable input. The 2SF016XS uses the logical combi-nation of these two signals to enable or disable the entire chip. Both CEo# and CE1 # must be active low to enable the device. If either one becomes in-active, the chip will be disabled. This feature, along with the open drain RY IBY # pin, allows the system deSigner to reduce the number of control pins used in a large array of 16-Mbit devices.
28F016XS FLASH MEMORY
The BYTE# pin allows either x8 or x16 read/writes to the 28F016XS. BYTE # at logic low selects 8-bit mode with address Ao selecting between low byte and high byte. On the other hand, BYTE# at logic
high enables 16-bit operation with address A1 be-coming the lowest order address and address Ao is not used (don't care). A device block diagram is shown in Figure 1.
e~====t======~,---~
ADV#
Input Buffer
X Decoder
.
Y Gating/Sensing
Even Bank
~ ~ ~
CIl CIl CIl
~ ~ ~
0 :t-- '!!.
g g
~ ~iii iii CIl CIl
Odd Bank
Y Gating/Sensing
Figure 1. 28F016XS Block Diagram
Vee
BYTE#
14-... +----OE#
14----+---WEI 1 4 - - - w P #
14---RP#
f---.RYIBY#
-4-GND
290532-1
Architectural Evolution Includes Synchronous Pipelined Read Interface, SmartVoltage Technology, Page Buffers, Queue Registers and Extended Status Registers
3-7
28F016XS FLASH MEMORY
The 28F016XS incorporates an Automatic Power Saving (APS) feature, which substantially reduces the active current when the device is in static mode of operation (addresses not switching). In APS mode, the typical Icc current is 1 rnA at 5.0V (3 rnA at 3.3V).
A deep power-down mode of operation is invoked when the RP# (called PWD# on the 28F008SA) pin transitions low. This mode brings the device power Deep Power-Down state, the WSM is reset (any cur-rent operation will abort) and the CSR, GSR and BSR registers are cleared.
2BF016SA 28F016S
The 28F016XS will be available in a 56-Lead, 1.2mm thick, 14mm x 20mm TSOP Type I package. The package's form factor and pinout allows for very high board layout densities.
2.0 DEVICE PINOUT
The 28F016XS is pinout compatible with the 28F016SAlSV 16-Mbit FlashFile™ memory compo-nent, providing an performance upgrade path to the 28F016XS. The 28F016XS 56-Lead TSOP pinout
Figure 2. 28F016XS 56-Lead TSOP Pinout Configuration Shows Compatibility with the 28F016SA/SV, Allowing for Easy Performance Upgrades from Existing 16-Mbit Designs
3-8
28F016XS FLASH MEMORY
2.1 Lead Descriptions
Symbol Type Name and Function
Ao Input BYTE-SELECT ADDRESS: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes and ignored in x16 mode (Le., the Ao input buffer is turned off when BYTE # is high).
A1 Input BANK-SELECT ADDRESS: Selects an even or odd bank in a selected block. A 128-KByte block is subdivided into an even and odd bank. A1 = 0 selects the even bank and A1 = 1 selects the odd bank, in both byte-wide mode and word-wide mode device configurations.
A2- A16 Input WORD-SELECT ADDRESSES: Select a word within one 128-KByte block.
Address A1 and A7-16 select 1 of 2048 rows, and A2-6 selects 16 of 512 columns.
These addresses are latched during both data reads and writes.
A17- A20 Input BLOCK-SELECT ADDRESSES: Select 1 of 16 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DOO-D07 Input LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles.
Output Outputs array, buffer, identifier or status data in the appropriate read mode.
Floated when the chip is de-selected or the outputs are disabled.
D08-D015 Input HIGH-BYTE DATA BUS: Inputs data during x16 Data-Write operations. Outputs Output array, buffer or identifier data in the appropriate read mode; not used for Status
Register reads. Outputs floated when the chip is de-selected, the outputs are disabled (OE# = VIH) or BYTE # is driven active.
CEo#,CE1# Input CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. With either CEo#or CE1 # high, the device is de-selected and power consumption reduces to standby levels upon completion of any current Data-Write or Erase operations. Both CEo# and CE1 # must be low to select the device.
All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of CEo# or CE1 #. The first rising edge of CEo# or CE1 # disables the device.
RP# Input RESET/POWER-DOWN: RP# low places the device in a Deep Power-Down state. All circuits that consume static power, even those circuits enabled in standby mode, are turned off. When returning from Deep Power-Down, a recovery time of tpHCH is required to allow these circuits to power-up.
When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status Registers return to ready, clearing all status flags. Exit from Deep Power-Down places the device in read array mode.
OE# Input OUTPUT ENABLE: Drives device data through the output buffers when low. The outputs float to tri-state off when OE # is high. CEx # overrides OE # , and OE # overrides WE # .
WE# Input WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Oueue Registers and Address Oueue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge. Page Buffer addresses are latched on the falling edge of WE # .
3-9
28F016XS FLASH MEMORY
2.1 Lead Descriptions
(Continued)Symbol Type Name and Function
CLK Input CLOCK: Provides the fundamental timing and internal operating frequency. CLK latches input addresses in conjunction with ADV #, times out the desired output SFI Configuration as a function of the CLK period, and synchronizes device outputs. CLK can be slowed or stopped with no loss of data or synchronization. CLK is ignored during write operations.
ADV# Input ADDRESS VALID: Indicates that a valid address is present on the address inputs.
ADV # low at the rising edge of CLK latches the address on the address inputs into the flash memory and initiates a read access to the even or odd bank depending on the state of address A1. ADV # is ignored during write operations.
RY/BY# Open READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the Drain WSM is busy performing an operation. RY /BY # high indicates that the WSM is ready Output for new operations (or WSM has completed all pending operations), or Erase is
Suspended, or the device is in deep power-down mode. This output is always active (Le., not floated to tri-state off when OE # or CEo#, CE1 # are high), except if a RY /BY # Pin Disable command is issued.
WP# Input WRITE PROTECT: Erase blocks can be locked by writing a nonvolatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When WP#
is high, all blocks can be written or erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE # Input BYTE ENABLE: BYTE # low places device in x8 mode. All data is then input or output on DOO-7, and D08-15 float. Address Aoselects between the high and low byte.
BYTE # high places the device in x16 mode, and turns off the Ao input buffer. Address A1 then becomes the lowest order address.
Vpp Supply WRITE/ERASE POWER SUPPLY (12.0V ± O.6V, 5.0V± O.5V): For erasing memory array blocks or writing words/bytes/pages into the flash array. Vpp = 5.0V ± O.5V eliminates the need for a 12V converter, while the 12.0V ± O.6V option maximizes Write/Erase Performance.
Write and Erase attempts are inhibited with Vpp at or below 1.5V. Write and Erase attempts with Vpp between 1.5V and 4.5V, between 5.5V and 11.4V, and above 12.6V produce spurious results and should not be attempted.
Vee Supply DEVICE POWER SUPPLY (3.3V ±O.3V, 5.0V ±O.5V): Internal detection configures the device for 3.3V or 5.0V operation. To switch 3.3V to 5.0V (or vice versa), first ramp Vee down to GND, and then power to the new Vee voltage. Do not leave any power pins floating.
GND Supply GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC NO CONNECT: No internal connection to die, lead may be driven or left floating.
3-10
3.0 MEMORY MAPS
x8 Mode
12B-KByte Block 15
12B-KByte Block 14 12B-KByte Block 13 12B-KByte Block 12 12B-KByte Block 11 12B-KByte Block 10
12B-KByte Block 9
Figure 3. 28F016XS Memory Map (Byte-Wide Mode)
Figure 4. 28F016XS Memory Map (Word-Wide Mode)
3-11
28F016XS FLASH MEMORY
3.1 Extended Status Register Memory Map
x8Mode
Figure 5. Extended Status Register Memory Map '(Byte-Wide Mode)'
Figure 6. Extended Status Register Memory Map (Word-Wide Mode)