MEMl consists of two banks and MEM2 consists of four banks. The multi- bank structure increases the memory bandwidth and helps support highly pipelined operation. Details of the memory organization and size, register file, and schedule for the overall architecture with specific details for each constituent filter have been included in [27].
REFERENCES 133
Total time required to transform an N x N block using (5, 3) wavelet filter using this architecture is 2[N/2]
+
3T,+
2T,+
N+
5+
LN/2JN clock cycles, where T, is delay of an adder and T, is delay of a shifter. Any other type of wavelet filters can be efficiently executed in this architecture as well. Details of these filters and their timing for execution in this architecture have been presented in [27].5.4 SUMMARY
In this chapter, we presented VLSI algorithms and architectures for discrete wavelet transforms. We described the traditional convolution (filtering) ap- proach for computation of discrete wavelet transform and described how a systolic architecture can be designed for wavelet filters by exploiting the sym- metric relationship of the filter coefficients. Since the lifting-based wavelet transform is a development of the late 1990s and is new in the VLSI commu- nity, we emphasized more on the VLSI architectures for the lifting-based DWT computation in this chapter. Lifting-based DWT has many advantages over the traditional convolution-based approach. It requires less memory and com- putation for implementation compared to the convolution-based approach.
We reviewed and presented the VLSI architectures that have been reported very recently for lifting-based DWT. We presented how the data-dependency diagram for the lifting computation can be mapped into pipelined architec- tures for suitable VLSI implementation, and proposed enhancement of the pipeline architectures by applying different schemes reported in the litera- ture. We described in greater detail a highly folded VLSI architecture for computation of both one-dimensional and two-dimensional transformations.
REFERENCES
1.
S.
Mallat, “A Theory for Multiresolution Signal Decomposition: The Wavelet Representation,” IEEE Trans. Pattern Analysis And Machine Intelligence, Vol. 11, No. 7, pp. 674-693, July 1989.2. R.
M.
Rao and A. S. Bopardikar, Wavelet Transforms: Introduction to Theory and Applications. Addison-Wesley, MA, 1998.3 . M. Antonini, M. Barlaud, P. Mathieu, and I. Daubechies, “Image Coding Using Wavelet Transform,” IEEE Trans. on Image Processing, Vol. 1, No. 2, pp. 205-220, April 1992.
4. JPEG 2000 Final Committee Draft (FCD), “JPEG 2000 Committee Drafts,’:
http://www.jpeg.org/CDs15444.htm.
134 VLSI ARCHITECTURES FOR DISCRETE WAVELET TRANSFORMS
5. S. G . Mallat and W. L. Hwang, “Singularity detection and processing with wavelets,” IEEE Transactions on In,formation Theory! Vol. 37, pp.
617-643, March 1992.
6. J. 0. Chapa and M. R. Raghuveer, “Matched Wavelets -Their Construc- tion, and Application to Object Detection”. IEEE International Confer- ence on Acoustics, Speech and Signal Processing, Atlanta, GA, April 1996.
7. D. L. Donoho, De-noising via soft thresholding. Technical report 409.
Stanford, CA:Department of Statistics, Stanford University, November 1992.
8. H. Guo, J. E. Odegard, M. Lang, R. A. Gopinath, I. W. Selesnick, and C. S. Burrus, “Wavelet based Speckle Reduction with Applications to SAR based ATD/R,” Proceedings of 1st International Conference on Image Processing, Vol. 1, pp. 75-79, Austin, TX, November 1994.
9. D. Berman, J. Bartell, and D. Salesin, “Multiresolution Painting and Compositing,” Proceedings of SIGGRAPH, ACM, pp. 85-90, New York, 1994.
10. H. Li, B. S. Manjunath, and S. K. Mitra, “Multisensor Image Fusion using the Wavelet Transform,” Graphical Models and Image Processing, Vol. 57, pp.235-245, May 1995.
11. W. Sweldens, “The Lifting Scheme: A Custom-Design Construction of Biorthogonal Wavelets,” Applied and Computational Harmonic Analysis, Vol. 3, NO. 15, pp. 186-200, 1996.
12. I. Daubechies and W. Sweldens, “Factoring Wavelet Transforms into Lift- ing Schemes,” The J . of Fourier Ana1ysi.s and Applications, Vol. 4, pp.
247-269, 1998.
13. A. R. Calderbank, I. Daubechies, W. Sweldens, and B.-L. Yeo, “Wavelet Transforms that Map Integers to Integers,” Applied and Computational Harmonic Analysis, Vol. 5, pp. 332-369, July, 1998.
14. M. D. Adams and F. Kossentini, “Reversible Integer-to-Integer Wavelet Transforms for Image Compression: Performance Evaluation and Anal- ysis,” IEEE Trans. on Image Processing, Vol. 9, pp. 1010-1024, June 2000.
15. G. Knowles, “VLSI Architectures for the Discrete Wavelet Transform,”
Electronics Letters, Vol. 26, No. 15, pp. 1184-1185, July 1990.
16. A. S. Lewis and G. Knowles, “VLSI Architecture for 2-D Daubechies Wavelet Transform without Multipliers,” Electronics Letters, Vol. 27, No.
2, pp. 171-173, January 1991.
REFERENCES 135
17. K. Parhi and T. Nishitani, “VLSI Architectures for Discrete Wavelet Transforms,” IEEE Transactions on VLSI Systems, Vol. 1, No. 2, pp.
191-202, 1993.
18. M. Vishwanath, “The Recursive Pyramid Algorithm for the Discrete Wavelet Transform,” IEEE Transactions on Signal Processing, Vol. 42, pp. 673- 676, March 1994.
19. M. Vishwanath, R.M. Owens, and M. J. Irwin, “VLSI Architecture for the Discrete Wavelet Transforms,” IEEE Trunsactions on Circuits and Systems 11: Analog and Digital Signal Processing, Vol. 42, No. 5, pp.
305-316, May 1995.
20. C. Chakrabarti and M. Vishwanath, ”Efficient Realizations of the Discrete and Continuous Wavelet Transforms: From Single Chip Implementations to Mappings on SIMD Array Computers,” IEEE Transactions on Signal Processing, Vol. 43, No. 3, pp. 759-771, March 1995.
21. C. Chakrabarti, M. Vishwanath, and R. M. Owens, ”Architectures for Wavelet Transforms: A Survey,” Journal of VLSI Signal Processing, Vol.
14, pp. 171-192, 1996.
22. T. Acharya, “A Reconfigurable Systolic Architecture for DWT Using VLSI,” Proceedings of the IEEE Global Telecommunications Conference
(GLOBECOM), Phoenix, November 1997.
23. T. Acharya and P. Chen, “VLSI Implementation of a DWT Architec- ture,” Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, May 31-June 3, 1998.
24. P. Chen, T. Acharya, H. Jafarkhani, “A Pipelined VLSI Architecture for Adaptive Image Compression,” International Journal of Robotics and Automation, Vol. 14, No. 3, pp. 115-123, 1999.
25. T. Acharya and C. Chakrabarti, “A Survey on Lifting-based Discrete Wavelet Transform Architectures,” Submitted to the Journal of VLSl Signal Processing, Kluwer Academic Publishers, 2004.
26. K. Andra, C. Chakrabarti and T. Acharya, “A VLSI Architecture for Lifting Based Wavelet Transform,” Proceedings of the IEEE Workshop on Signal Processi,ng Systems, Lafayette, LA, October 2000.
27. K. Aridra, C. Chakraborti, and T. Acharya, ”An Efficient Implementation of a Set of Lifting-based Wavelet Filters,” Proceedings of the IEEE Intl.
Conference o’n Acoustics, Speech and Signal Processing (ICASSP 2001), Salt Lake City, UT, May 2001.
28. K. Andra, C. Chakrabarti, and T. Acharya, “A VLSI Architecture for Lifting-based Forward and Inverse Wavelet Transform,” IEEE Trans. on Signal Processing, Vol. 50, No. 4, pp. 966-977, April 2002.
136 VLSI ARCHITECTURES FOR DISCRETE WAVELET TRANSFORMS
29. C. C. Liu, Y. H. Shiau, and J. M. Jou, “Design and Implerrieritation of a Progressive Image Coding Chip Based on the Lifted Wavelet Transform,”
Proc. 1 lth VLSI Design/CAD Symposium, Taiwan, August 2000.
30. J. M. Jou, Y. H. Shiau, and C. C. Liu, “Efficient VLSI Architectures for the Biorthogonal Wavelet Transform by Filter Bank and Lifting Scheme,’‘
IEEE International Symposium on Circuits and Systems, Sydney, Aus- tralia, pp. 529-533, May 2001.
31. C. J. Lian, K. F. Chen, H. H. Chen, and L. G. Chen, “Lifting-based Discrete Wavelet Transform Architecture for JPEG 2000,” IEEE Intema- tional Symposium on Circuits and Systems, Sydney, Australia, pp. 445- 448, May 2001.
32. W. H. Chang, Y. S. Lee, W. S. Peng, arid C. Y. Lee, “A Line-based, Memory Efficient and Programmable Architecture for 2D DWT Using Lifting Scheme,” IEEE International Symposium on Circuits and Systems, Sydney, Australia, pp. 330-333, May 2001.
33. W. Jiang and A. Ortega, “Lifting Factorization-based Discrete Wavelet Transform Architecture Design,” IEEE Trans. on Circuits and Syste,ms for Video Technology, Vol. 11, pp. 651-657, May 2001.
34. M. Ferretti and D. Rizzo, “A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme,” Journal of VLSI Signal Processing, Vol. 28, pp. 165-185, July 2001.
35. H. Liao, B. F. Cockburn, and M. K. Mandal, “Novel Architectures for the Lifting-based Discrete Wavelet Transform,” Proceedings of the IEEE Canadian Conference on Electrical
f!
Computer Engineekg, pp. 1020- 1025, Winnipeg, Canada, May 2002.36. H. Liao, M. K. Mandal, and B. F. Cockburn, “Novel Architectures for Lifting-based Discrete Wavelet Transform,” Electronics Letters, Vol. 38, Issue 18, pp. 1010-1012, August 29, 2002.
37. C.T. Huang, P.C. Tseng, and L.G. Chen, “Flipping structure: An Efficient VLSI Architecture for Lifting-based Discrete Wavelet Transform,” IEEE Transactions on Signal Processing, Vol. 54. No. 4, pp. 1080-1089, April 2004.
38. M. Martiria, G. Masera, G. Piccinini, and M. Zarnboni, “Novel JPEG 2000 Compliant DWT and IWT VLSI Implementations,” Journal of VLSI Siy,rmE Processing, Vol. 34, pp. 137-153, 2003.
39. J. Reichel, M. Nadenau, and M. Kunt, “Row-based Wavelet Decornposi- tiori Using the Lifting Scheme,” Proceedings of the Workshop on Wavelet Transforms and Filter Banks, Braridenburg an der Havel, Germany, March 5-7, 1999.