• Aucun résultat trouvé

DS9503 ESD Protection Diode with Resistors

N/A
N/A
Protected

Academic year: 2022

Partager "DS9503 ESD Protection Diode with Resistors"

Copied!
3
0
0

Texte intégral

(1)

Copyright 1995 by Dallas Semiconductor Corporation.

All Rights Reserved. For important information regarding patents and other intellectual property rights, please refer to Dallas Semiconductor data books.

DS9503 ESD Protection Diode with Resistors

DS9503

032697 1/3

SPECIAL FEATURES

Zener characteristic with voltage snap–back to pro- tect against ESD hits

High avalanche voltage, low leakage and low capaci- tance avoid signal attenuation

Compatible to all 5V logic families

Space saving, low inductance TSOC surface mount package

On–chip 5Ω resistors for isolation at both anode and cathode terminals

Industrial temperature range

DESCRIPTION

This DS9503 is designed as an ESD protection device for 1–Wire MicroLAN interfaces. In contrast to the DS9502, the DS9503 includes two 5Ω isolation resis- tors on chip. Although 5Ω are negligible during commu- nication, they represent a high impedance relative to the conducting diode during an ESD event. Thus, the diode absorbs the energy while the resistors further isolate and protect the circuit at the other side of the package. If used with circuits that already have a strong ESD–

protection at their I/O port, the ESD protection level is raised to more that 27 kV (IEC 801–2 Reference model).

In case of abnormal ESD hits beyond its maximum rat- ings the DS9503 will eventually fail “short” thus prevent- ing further damage.

During normal operation the DS9503 behaves like a regular 7.5V Zener Diode. When the voltage exceeds the trigger voltage, the I/V characteristic of the device will “snapback” allowing the same or higher amount of current to flow, but at a significantly lower voltage. As long as a minimum current or voltage is maintained, the device will stay in the “snapback mode”. If the voltage or the current falls below the holding voltage or holding current, the device will abruptly change to its normal mode and conduct only a small leakage current.

SYMBOL AND CONVENTIONS

A IC C

VCA

PACKAGE OUTLINE

TOP VIEW SIDE VIEW

TSOC SURFACE MOUNT PACKAGE 3.7 X 4.0 X 1.5 mm 1

2 3

6 5 4

ORDERING INFORMATION

DS9503P 6–lead TSOC package TYPICAL APPLICATION

DS9503 iButton

PROBE

VCC

I/O µP

1 6

5 2

(2)

DS9503

032697 2/3

DC CHARACTERISTICS Figure 1

SEE DETAILED DRAWING IC/A

0.5 0.4 I–TRIGGER

0.3 0.2 0.1

–1 1 2 3 4 5 6 7 8 9 10

VAV V–TRIGGER VCA/V

DC CHARACTERISTICS DETAIL DRAWING Figure 2

IC/A

I–HOLD

V–HOLD VCA/V

TEST PULSE WAVEFORM Figure 3

IPP

td IPP = 2.0 A

tr tf

tr, tf = 0.1 µs td = 1 µs

(3)

DS9503

032697 3/3

PHYSICAL SPECIFICATIONS

Size See mechanical drawing

Weight 0.5 grams

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature –40°C to +85°C

Storage Temperature –55°C to +125°C

Soldering Temperature 260°C for 10 seconds

Continuous DC Current Through Package 80 mA

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

ELECTRICAL CHARACTERISTICS (–40°C to +85°C)

PARAMETER SYMBOL MIN TYP MAX UNITS NOTES

Leakage Current IL 30 100 nA 2

Avalanche Voltage VAV 7.4 7.8 V 1, 3

Trigger Voltage VTRIGGER 9.0 9.5 V 1

Trigger Current ITRIGGER 600 1000 mA

Holding Voltage VHOLD 5.5 V 1

Holding Current IHOLD 30 mA

Forward Voltage (–10 mA) VF –0.7 –0.8 V 4

Forward Current (–0.7V) IF –10 –100 mA 4

Maximum Peak Current IPP 2.0 A 5

Maximum Continuous Current Through Diode

ICC +80 mA

Isolation Resistance RI 5 Ω

CAPACITANCE (tA = 25°C)

PARAMETER SYMBOL MIN TYP MAX UNITS NOTES

Junction Capacitance (5V) CJ5 40 pF 1

Junction Capacitance (0V) CJ0 70 pF 1

THERMAL RESISTANCE

PARAMETER SYMBOL MIN TYP MAX UNITS NOTES

Junction To Package RΘJC 75 K/W

Junction To Ambient RΘJA 200 K/W

NOTES:

1. All voltages are referenced from Cathode to Anode.

2. At 7.0V.

3. At 0.3 µA.

4. Typical values at room temperature.

5. See pulse specification.

Références

Documents relatifs

Until recently, most of the calculations based on tight binding (TB) or ab initio methods 1 did not explicitly include the effect of the applied voltage on the electronic structure

One degradation scenario can explain the broadband increase of the susceptibility level of the voltage regulator: the electrical stress applied on the power supply

La meilleure compréhension de l’implication de ces canaux dans la phy- siologie de la nociception, ainsi que le développement d’une pharmacologie spécifique

voltage characteristic I(V) of an electrical network where each bond is a non linear resistor character- ized by a threshold value vg for the the potential drop..

The ion current flo- wing into cathode sheath from plasma is impotant factor in the considered model, This ion current was not taken into consi- deration in the

In the first part, the adsorption, under potential control, of the MBI molecule onto the Au(111) electrode was studied by means of capacitance measurements, cyclic voltammetry,

Exprimer le gain en tension de l'étage grille commune v o /v i2 et sa résistance d'entrée R i2 en fonction de g m2 , χ et R ( en considèrera r 02 la résistance de sortie de Mn2

Thus, if a cyclic voltage is applied to obtain NAA, the index contrast between layers obtained with different voltages will be increased with the pore widening.. A simple model can