• Aucun résultat trouvé

1 ElementaryGates Schematic LogicCircuitsElementaryLogicRulesandTheorems

N/A
N/A
Protected

Academic year: 2022

Partager "1 ElementaryGates Schematic LogicCircuitsElementaryLogicRulesandTheorems"

Copied!
5
0
0

Texte intégral

(1)

Logic Circuits

Elementary Logic Rules and Theorems

Boolean algebra Axioms

• commutativity: a ET b=b ET a, a OU b=b OU a

• associativity: a ET (b ET c)=(a ET b) ET c, a OU (b OU c)=(a OU b) OU c

• distributivity: a ET (b OU c)=a ET b OU a ET c, a OU (b ET c)=(a OU b) ET (a OU c)

• identity element: VRAI ET a=a ET VRAI=a, FAUX OU a=a OU FAUX=a

• complement: a ET a'=FAUX, a OU a'=VRAI Theorems

• a ET FAUX=FAUX, a OU VRAI=VRAI

• a ET (a OU b)=a, a OU (a ET b)=a

• a ET a=a, a OU a=a

• (a')'=a

• De Morgan: (a ET b)'=a' OU b’, (a OU b)'=a' ET b' Shannon’s results

Logic information coding: TRUE/FALSE →1/0 Notation:

• AND →.

• OR →+

Elementary Gates Schematic

NOT

AND

OR

NOT-AND (NAND)

NOT-OR (NOR)

(2)

Gate G

Type p G= V

SS

/0 ⇒ V

2

=V

1

V

1

V

2

The Transistor

Transistor ≈ Switch Transistors n et p.

Gate G

V

1

V

2

Type n

G= V

DD

/1 ⇒ V

2

=V

1

Gate G

A Z

G=0

A Z

G=1

A Z

0 1 1

1 0 1

1 1 0

1 0 0

Z B A

Simple Logic Functions Using Transistors

A Z

A Z

V

DD

V

SS

V

SS

(0) V

DD

(1)

1 0 A

B Z

A

B Z V

DD

V

DD

V

DD

V

SS

NAND

1 1 1

0 0 1

0 1 0

0 0 0

Z B A

Simple Logic Functions Using Transistors

A

B Z

A

Z

AND

(3)

Logic Circuit Design

Example:

Input: two binary signals A and B, and control signal C;

Output: Z.

If C=0, Z=A; If C=1, Z=B

1

1 1 1

0 0 1 1

1 1 0 1

0 0 0 1

1 1 1 0

1 0 1 0

0 1 0 0

0 0 0 0

Z B A C

Truth Table

Circuit

A B

C Z C=0

C’

A=1

A

C=0 AND A=1 AND B=0

C’.A.B’

Z=1

C’.A.B’ + C’.A.B + C.A’.B + C.A.B

Z = C’.A.B’ + C’.A.B + C.A’.B + C.A.B

Logic Circuit Design

A B C

Circuit

A B

C

Z Z

Z = C’.A.B’ + C’.A.B + C.A’.B + C.A.B

Simplifying Boolean Expressions

Circuit cost:

Number of gates

Number of inputs (fan-in) and outputs (fan-out) A few simplification

rules:

XY+XY’ = X

X+X’Y = X+Y

XY+X’Z+YZ = XY+X’Z (consensus)

Previous example:

S=AB’C’+ABC’+A’BC+ABC

= AC’(B+B’)+BC(A+A’)

=AC’+BC

(4)

A’B’+AB’+A’B

=A’B’+AB’

+A’B’+A’B

=B’+A’

Karnaugh Maps

An intuitive tool for circuits with few inputs Different spatial

arrangement of 0s/1s than in truth table Group two neighbor 1s

⇔ remove a variable and a term

Function = covering all 1s = OR of all 1s

0 1 1

1 0 1

1 1 0

1 0 0

Z B A

0 1 1

1 1 0

1 0 B\A

Karnaugh map

0 1 1

1 1 0

1 0 B\A

Truth table

Karnaugh Maps with 3 and 4 variables

Expression of two neighbor cells identical except for one variable Covering

using heuristic.

Quine- McCluskey more scalable

1 1 10

1 1 11

1 0 01

1 1 00

1 0 BC\A

C’

A B

Z=A+B+C’

1 1 0 0 01

0 0 0 0 11

1 1

10

0 1

11

1 0

01

1 1

00

10 00

CD\AB

Z=A’C+B’D’+AB’C’

Un-Assigned Values

Output value not defined (case does not exist)

Notation = X or d (don’t care).

Can be covered if allows further simplification

1 1 0 0 01

0 0 X X 11

1 1

10

0 1

11

1 X

01

1 1

00

10 00

CD\AB

Z=A’C+B’D’+ AC’

(5)

Example

1 1 1 1

0 0 1 1

1 1 0 1

0 0 0 1

1 1 1 0

1 0 1 0

0 1 0 0

0 0 0 0

Z B A C

Truth table

0 1 10

1 1 11

1 0 01

0 0 00

1 0 AB\C

BC

AC’

Z=AC’+BC

Références

Documents relatifs

• Pour le calcul des incertitudes sur cette relation théorique, même si on a utilisé des résistances théorique- ment égales, il faut tenir compte du fait qu'on a utilisé

'HD B human designed systems,

To select the Schematic Design Tools tool set from the main design environment screen, point to the Schematic Design Tools button and double-click.. In a moment, you will see the

Schematic Design Tools is one part of a fully integrated Electronic Design Automation (EDA) system. The design environment is structured to allow you to focus on whaf s

To select the Schematic Design Tools tool set from the main design environment screen, point to the Schematic Design Tools button and double-click.. In a moment, you

If the keyword is the name of a region interpretation procedure (e.g. "cell"), then the text string is simultaneously declaring the region procedure to be used for

[r]

on peut choisir par exemple de placer le repère au centre de la règle ou bien sur les bords gauche (axe vertical) et bas (axe horizontal).. si on choisit un repère sur els bords de