~ ISE SlE
3.7 Boot and Diagnostic Facility
The KA650 boot and diagnostic facility features two registers, two 28-pin ROM sockets containing 128 Kbytes of EPROM, and 1 Kbyte of battery backed-up RAM. The ROM and battery backed-up RAM may be accessed through longword, word or byte references.
The KA650 CPU module populates the ROM sockets with 64 Kbytes of 16-bit ROM (or EPROM). This ROM contains the KA650 resident firmware.
If this ROM is replaced for special applications, the new ROM must initialize and configure the board, provide halt and console emulation, as well as provide boot diagnostic functionality.
3.7.1 Boot and Diagnostic Register
The boot and diagnostic register (BDR) is a byte-wide register located in the VAX I/O page at physical address 2008 4004 16. It is implemented uniquely on the KA650. It can be accessed by KA650 software, but not by external Q22-bus devices. The BDR allows the boot and diagnostic ROM programs to read various KA650 configuration bits. Only the low byte of the BDR should be accessed. Bits <31:8> are undefined (Figure 3-33).
31
UNDEFINED
BOG CD
Figure 3-33 Boot and Diagnostic Register
Data Bit
<31:8>
<7>
Definition
Undefined. Should not be read or written.
Halt Enable (HLT ENB). Read only. Writes have no effect.
This hit reflects the state of pin 15 (HLT ENB L) of the 20-pin connector. The assertion of this signal enables the halting of the CPU upon detection of a console break condition. On a power-up, the KAS50 resident firmware reads the HLT ENB bit to decide whether to enter the console emulation program (HLT ENB set) or to boot the operating system (HLT ENB clear). On the execution of a halt instruction while in kernel mode, the KAS50 resident firmware reads the HLT ENB bit to decide whether to enter the console emulation program (HLT ENB set) or to restart the operating system (HLT ENB clear).
3-78 Architecture
Data Bit
<6:4>
<3:2>
Definition
Baud rate select (BRS CD) <2:0>. Read only. Writes have no effect. These three bits originate from pins <19:17>
(BR8<2:0» of the 20-pin connector. They reflect the setting of the baud rate select switch on the H3600-SA cover (or on the CPU distribution insert). These bits are read only on power-up.
BDR<6:47> Baud Rate
000 300 effect. These two bits originate from connector pins <5:4>
(CPU CD<1:0».
Boot and diagnostic code (BDG CD) <1:0>. Read only.
Writes have no effect. This 2-bit code reflects the status of configuration and display connector pins <14:13> (BDG CD<1:0». The KA650 ROM programs use BDG CD <1:0>
to determine the power-up mode as follows:
BDG CD Power-Up Mode
3.7.2 Diagnostic LED Register
The diagnostic LED register (DLEDR), address 2014 0030 16, is implemented in the
sse
and Contains four read/write bits that control the external LED display. A 0 in a bit turns on the corresponding LED.All four bits are cleared on power-up and the negation of DeOK when the processor is halted to provide a power-up lamp test (Figure 3-34).
31 43210
M8Z
MA,-X1447-B7
Figure 3-34 Diagnostic LED Register
Data Bit
<31:4>
<3:0>
Definition
Unused. Read as zeros. Must be written as zeros.
Display (DSPL). Read/write. These four bits update an external LED display. Writing a 0 to a bit turns on the corresponding LED. Writing a 1 to a bit turns off its LED.
The display bits clear (all LEDs are on) on power-up and the negation of DCOK when the processor halts.
3.7.3 ROM Memory
The KAS50 supports up to 128 Kbytes of ROM memory for storing code for board initialization, VAX standard console emulation, board self-tests, and boot code. ROM memory may be accessed through byte, word and longword references. ROM accesses take 1300 ns. ROM is organized as a 64K by 8-bit array for one 64 Kbyte ROM, as a 32K by 16-bit array for two 32 Kbyte ROMs, and as a 64K by lS-bit array for two 64 Kbyte ROMs (ship configuration). eDAL bus parity is neither checked nor generated on ROM references.
3.7.3.1 ROM Socket
The KAS50 provides two ROM sockets which contain two 64K by 8 EPROMs.
3-80 Architecture
3.7.3.2 ROM Address Space
The entire 128 Kbyte boot and diagnostic ROM may be read from either the 128 Kbyte halt mode ROM space (hex addresses: 2004 0000 16 through 2005 FFFF 16), or the 128 Kbyte run mode ROM space (hex addresses: 2006000016 through 2007 FFFF 16. Note that the run mode ROM space reads exactly the same ROM code as the halt mode ROM space.
Writes to either of these address spaces results in a machine check.
Any I-stream read from the halt mode ROM space places the KA650 in halt mode. The Q22-bus SRUN signal is deasserted causing the front panel run light to go out and the CPU is protected from further halts.
Any I-stream read that does not access the halt mode ROM space, including reads from the run mode ROM space, places the KA650 in run mode. The Q22-bus SRUN signal is toggled turning on the front panel run. The CPU can be halted by asserting the Q22-bus BHALT line or by generating a break condition on the console serial line if BDR<7>
(halt enable) is set.
Writes and D-stream reads to any address space have no effect on run mode/halt mode status.
3.7.3.3 Resident Firmware Operation
The KA650 CPU module populates the ROM socket with 128 Kbyte of 16-bit ROM (or EPROM). This ROM contains the KA650 resident firmware which can be entered by transferring program control to location 2004 000016·
Section 3.1.5 lists the various halt conditions which cause the CVAX CPU to transfer program control to location 20040000 16.
When running, the KA650 resident firmware provides the services expected of a VAX-ll console system. In partic-ular, the following services are available:
• Automatic restart or bootstrap following processor halts or initial power-up.
• An interactive command language allowing the user to examine and alter the state of the processor.
• Diagnostic tests executed on power-up that check out the CPU, the memory system and the Q22-bus map.
• Support of video or hardcopy terminals as the console terminal as well as support ofVCB01-based bit-mapped terminals.
Power-Up Modes
The boot and diagnostic ROM programs use bits <1:0> of the BDR (Section 3.7.1) to determine the power-up modes as follows:
Code Mode
00 Run (factory setting). If the console terminal supports the multinational character set (MeS), the user will be prompted for language only if the time-of-year clock battery back-up has failed. Full startup diagnostics are run.
01 Language inquiry. If the console terminal supports MCS, the user will be prompted for language on every power-up and restart. Full startup diagnostics are run.
10 Test. ROM programs run wrap-around serial line unit (SLU) tests.
11 Manufacturing. To provide for rapid startup during certain
manufacturing test procedures, the ROM programs omit the power-up memory diagnostics and set up the memory bit map on the assumption that all available memory is functional.
3.7.4 Battery Backed-Up RAM
The KA650 contains 1 Kbyte of battery backed-up static RAM for use as a console scratchpad. The power for the RAM is provided through pins 10 (BTRY VCC) and 12 (GND) of the 20-pin connector.
This RAM supports byte, word and longword references. Read operations take 700 ns to complete while write operations require 600 ns.
The RAM is organized as a 256 by 32-bit (one longword) array. The array appears in a 1 Kbyte block of the VAX 110 page at addresses 2014 0400 through 2014 07FF.
This array is not protected by parity, and CDAL bus parity is neither checked nor generated on reads or writes to this RAM.