Compositional synthesis of latency-insensitive systems from multi-clocked synchronous specifications

In this paper we present our contribution in terms of synchronization processor for a SoC design methodology based on the theory of the latency insensitive systems (LIS) of Carloni

tributed strategy over G , building in the proess a distributed strategy that behaves like the one over G would do if the Environment played a large number of totally asynhronous

[5], related approaches to implementing modular synchronous specifications on asynchronous architectures have explored many directions and models based on Kahn process networks (KPN),

In this paper, we propose a timed extension of modal specifications, together with fundamental operations (conjunction, product, and quotient) that enable to reason in a

Pour permettre le prototypage virtuel, la simulation et la validation formelle au plus tôt des architectures embarquées à base de composants, nous définissons une modélisation de

Unité de recherche INRIA Rennes, Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex Unité de recherche INRIA Rhône-Alpes, 655, avenue de l’Europe, 38330 MONTBONNOT ST

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des

In addition to the definition of a precise intermediate language based on clocked guarded actions with its formal semantics, we also described the translation of components that