• Aucun résultat trouvé

Smooth and Efficient Integration of High-Availability in a Parallel Single Level Store System

N/A
N/A
Protected

Academic year: 2021

Partager "Smooth and Efficient Integration of High-Availability in a Parallel Single Level Store System"

Copied!
34
0
0

Texte intégral

Références

Documents relatifs

Unité de recherche INRIA Rennes, Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex Unité de recherche INRIA Rhône-Alpes, 655, avenue de l’Europe, 38330 MONTBONNOT ST

Unité de recherche INRIA Rennes, Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex Unité de recherche INRIA Rhône-Alpes, 655, avenue de l’Europe, 38330 MONTBONNOT ST

Upon detection of a transient failure, if the last checkpoint is a memory checkpoint, all dirty active pages present in memory are discarded, pure recovery pages are restored

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des

However, existing memory forensic tools must be compiled against the exact version of the kernel source code and the exact kernel configuration1. This poses a problem for

Given K consecutive memory dumps, each containing N pages, and a sequence of m queries related to which pages have identical contents (static pages) in X consecutive dumps or

The submillimetre spectroscopy of these mixtures [4] could provide an interesting analysis alternative to gas chromatography coupled to mass spectroscopy (GC-MS) as there would

Both works measured an increase of the global mass transfer coefficient that is attributed to the liquid phase properties variation with temperature and in particular to the increase