• Aucun résultat trouvé

iI NOTE:

N/A
N/A
Protected

Academic year: 2022

Partager "iI NOTE:"

Copied!
3
0
0

Texte intégral

(1)

't, tr. tt t ! t ' d'·W » Hwe+tf:twW-'W\tnw/"um f t fI·II.,,..¥

.~

.. ~

HEWLETT-PACKARD CO.

NOTE: This page provides a running history of changes for a mUlti-page iI

drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before- and-after numbers (within reason; use judgement, and use

"extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up

of

the change letter and a serial subscript to appear here and on

the

pag·e involved (there enc losed in a circle, triangle, or other attention-getting outline).

Ltr REVISIONS DATE INITIALS

A af;i issued

II1~dJ-:?...5·

ciG~

.

Model No. 985.6 SA

I

Stock No •.

Title

Theory of operation

Description Date 6-1-85

By ,Tim

Brokish

Sheet No. 1 of 3

Supersedes Drawin~..p9856 8-66 50 1-9

9320·3246 (6/75)

- . - -.. ., ~ ,_. . ."

llLZW£WiJiJi&&IIW=W.::_WCKWk/i.;;Wiifi¥l "" ,t 44 ,¥!, n¥. P;;QP44,,4 4 ;»;44

,WWi ,,~I,i44iJU44\ 4

(2)

i '

~ Fh:W

HEWLETT'

. a:~'

PACKARD

The Expander Motherboard serVes two functions:

1. It busses power from the power supply to the fans and backplane.

2. It provides a mlnl.mum load of 15W to the +5V power supply to insure proper regulation.

3. ~t drives the front panel LED.

t

I. POWER BUSSDG

1. Starting with Rev. C motherboards, the sense wires for the +5V supply are tied into the+5V and ground planes near the ribbon cables to allow the power supply to compensate for drops across the motherboard.

2. Power for the expander backplane is routed through the 20 pin power connecter

(J3)

on the motherboard." .

3. The JC and JD cables between the backplane and expander have 22 logic ground wires allocated to minimize any logic ground differential between the boxes.

4. DGND is connected directly to. logic ground at the DIO connect·or. It is the responsibility of the I/O card designer to design the card such that large current glitches are not placed on this ground.

5.

The small fan is an 18v fan that we run at lTV.

The large fan is a 12V fan that we run at llV.- The two series diodes CR2 'and CR3 drop the 12V supply from typically 12.4v - 2*(O.7V) to 11V. Diodes were used instead of a resistor to provide a more "current insensitive" supply to the fan.

iI • LOAD RESlS'.OORS

1. Load resistors were added across the +5V supply to provide a minimum load to the +5V supply. 'Wi thout this minimum load, the +/-12V supplies were not guaranteed to be in regulation.

The resistors are placed in front of the small fan for cooling and to be hidden from the customer.

:~:,ESCRII='n:)r'J EXP THEORY. OF OPERA'rION 10 Jun 1985 2 1~lf 3

AUi&iJJJiJJhJiiiJ&imfii&_iMiil4ili1!if"-lJid::;:il!AAiWJlLM~@l L @ R,~[ j,iH+':<.9f,'h,if Hi Rii4l!%Ai" +v!. A# 4 4

¢ . . . ""'$2« •. 11'1& 4 a_EMU JJ\JQ5!4W. :S. aiU;!. ,4 .•. ACt" )# ~ 4$4 ""

(3)

r,sP\'HEWL,r:TT a:~PACKARD

Ill., LED POWER SKIISK

1. A 15V zener diode was added to ~he motherboard to provide a power supply sense for the front panel LED circuit. +12V and -12V can only come up if the +5V supply is up. The circuit is designed such that if either of the +12V,or :'12V supplies are at OV, there will be inadequate current to turn the front panel LED on. This circuit provides sort of a poor man's power supply up detector.

[JE'::CRIF' nor'J EXP THEORY OF OPERATION

%\1 QC I. .,sy F¥W,¥¥· ,i#¥# H4F# ¥ p. 4r P r

-.

ll4PM "',IM= a d ==.MIfiiIfili!!

3 I~,I 3

. h\l.A

Références

Documents relatifs

The simultaneous development of similar uses of intuitionistic logic within the logic programming (proof search) setting provided a great deal of confidence that in- tuitionistic

As a result of this unity, the sequent calculus provided logic programming a natural framework in which proof-search could be described for much richer logics (first-order

So let’s return to our question, which is, in our view, a rigorous way to ad- dress the extensions of the Church thesis to the mathematics of physics: can we correlate

We relate these two different views by giving a categorical version of the topological construction, yielding two benefits: on the one hand, we obtain canonical models of the

As explained in (d’Avila Garcez, Lamb, and Gabbay 2002), a Neural-Symbolic approach allows a correct and complete translation of the symbolic program because the resulting network

More precisely, Van Benthem first shows that the bisimulation invariant fragment of first order logic (FO, the 0th level of the monadic hierarchy) equals modal logic (the 0th level

This paper is organized as follows: the next section gives the basic definition of the propositional modal logic K; the third section defines the propositional modal logic K + and

and Vaughan, G: Combined characterisation of GOME and TOMS total ozone measurements from space using ground-based observations from the NDSC, Adv.. and Vaughan, G: Combined