• Aucun résultat trouvé

DS2404S–C01 Dual Port Memory Plus Time

N/A
N/A
Protected

Academic year: 2022

Partager "DS2404S–C01 Dual Port Memory Plus Time"

Copied!
2
0
0

Texte intégral

(1)

Copyright 1995 by Dallas Semiconductor Corporation.

All Rights Reserved. For important information regarding patents and other intellectual property rights, please refer to Dallas Semiconductor data books.

DS2404S–C01 Dual Port Memory Plus Time

DS2404S–C01

032497 1/2

FEATURES

Bridge for electronic equipment to the 1–Wire Micro- LAN

4096 bits of nonvolatile dual–port memory including real time clock/calendar in binary format, program- mable interval timer, and programmable power–on cycle counter

1–Wire interface for MicroLAN communication at 16.3k bits per second

3–Wire host interface for high–speed data commu- nications at 2M bits per second

Unique, factory–lasered and tested 64–bit registra- tion number (8–bit family code + 48–bit serial number + 8–bit CRC tester) assures absolute traceability because no two parts are alike

Memory partitioned into 16 pages of 256–bits for packetizing data

256–bit scratchpad with strict read/write protocols ensures integrity of data transfer

Programmable alarms can be set to generate inter- rupts for interval timer, real time clock, and/or cycle counter

Space saving 16–pin SOIC package

Operating temperature range from –40°C to +85°C

Operating voltage range from 2.8 to 5.5 Volts

PIN ASSIGNMENT

CLK NC GND DQ GND RST

IRQ

16–PIN SOIC (300 MIL) See Mech. Drawings

Section 1 2 3 4 5 6 7

8 9

10 11 12 13 14 15 16

NC VCC

I/O

X1 X2 VCC

VBATO VBATB 1HZ

PIN DESCRIPTION

Pin # Pin Name Description Pin 1&16 – VCC 2.8 to 5.5 Volts Pin 2 – IRQ Interrupt Output Pin 3 – RST 3–Wire Reset Input Pin 4 – DQ 3–Wire Input/Output Pin 5 – I/O 1–wire Input/Output Pin 6 – CLK 3–Wire Clock Input Pin 7 & 12 – NC No Connection Pin 8 & 13 – GND Ground

Pin 9 – VBATB Battery Backup Input Pin 10 – VBATO Battery Operate Input Pin 11 – 1 Hz 1 Hz Output

Pin 14 & 15 – X1, X2 Crystal Connections

DESCRIPTION

In order to provide universal access to the MicroLAN, the DS2404S–C01 Dual Port Memory Plus Time has been developed. This device has both 1–Wire and a 3–Wire serial microcontroller interface. The DS2404S–C01 can be used to make complex functions involving microcontrollers behave as if they were iButtons.

Being a custom–ROM version of the DS2404, the DS2404S–C01 has the family code 84H. In addition to this, the 12 most significant bit of the serialization field are coded 001H, leaving 28 bits for serialization. The communication with the DS2404S–C01 through the 1–Wire port is identical to the DS1994; all functions of the DS1994 are available.

(2)

DS2404S–C01

032497 2/2

The second port of the DS2404S–C01 is a 3–wire serial interface providing the signals Data, Clock, and Reset for communication speeds up to 2 Mbit/s. The 3–wire interface directly accesses the scratchpad, memory locations and special registers without requiring a ROM command to address the device. For the 3–wire inter- face the same command codes and transaction flow- charts apply as for the 1–Wire interface; the lasered ROM itself and the commands of the network layer are

not accessible. The arbitration between ports is done according to the method first come, first serve. Housed in a 16–pin SOIC package, the DS2404S–C01 provides a separate open drain IRQ pin for interrupt signalling and a 1 Hz clock output. Depending on the application the device can either operate on VCC from 2.8V to 5.5V with battery backup or on battery only. For further details please refer to the DS2404 or DS1994 data sheet.

Références

Documents relatifs

One plus number of clocks to read data (from ADS clock to first READY# clock) minus number of instructions executed since load (not counting instruction

The maxi- mum time between the assertion of INT and execu- tion of the first instruction of the trap handler is 10 clocks, plus the time for eight nonpipelined read

This powerful concept allows the supervisor mode and user mode of the MC68008 to each have their own system stack pointer (con- sistently referred to as SP) without needing

trary, CRT, which has unstable high·voltage part, moves deflection angle of beam current and also dots dIsplayed in the even and odd fields may be

level of microcomputer products by evaluating reliability, building quality into the manufacturing process, strengthening inspection techniques, and analyzing field

Especially, for high reliability semiconductor devices, manu- facturing line is rigidly selected, and the quality control in the manufactUring process is tightly

o cycles can be separately specified.. The number of wait states inserted during access to these registers is a function of internal synchronization requirements and

When any interrupt occurs, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the Condition Code Register is set,