• Aucun résultat trouvé

Multi-level Latency Evaluation with an MDE Approach

N/A
N/A
Protected

Academic year: 2021

Partager "Multi-level Latency Evaluation with an MDE Approach"

Copied!
9
0
0

Texte intégral

Figure

Figure 1: Latency Measurement through the Embedded System Design Process a set of hardware nodes, m t a function mapping tasks
Figure 2: Relations between models and latencies between two abstraction levels
Figure 3: Relation between latencies in Partitioning and Software Design Models
Figure 6: State machine diagram of MainControl
+2

Références

Documents relatifs

The above challenges rise several natural questions with respect to the modeling process at system-level. The main question one have to answer is.. How to build high-level

The pro- cess is first defined (line 1 to 28 in in Figure 1), like a class is in object-oriented languages, then it is instantiated with certain activation conditions and

From a annotated CAL model, indicating which actor should be implemented in SW or HW, the integrated co-design generator composed by a graphical editor a behavioral simulator and

However, the Rhapsody tool has also full UML as support for the description and specification of systems : different types of diagrams can be used for the dif- ferent design

Our methodology releases the digital signal processing application designer from the implementation constraints: the golden functional model of the system expressed at a high level

The work also required to become proficient in Assertion-Based Verification for TL models; in particular, to learn different specification styles, specification languages used in

This is a three-layered approach, starting from the design using a high-level modeling and simulation tool, in particular S IMULINK /S TATEFLOW , and going down to the execution in

The allocation model allows to allocate application tasks to architectural components (the processor and the PRRs). For this, Gaspard2 uses the MARTE allocate stereotype, which is