• Aucun résultat trouvé

ULTRA 603, ULTRA 604

N/A
N/A
Protected

Academic year: 2022

Partager "ULTRA 603, ULTRA 604"

Copied!
3
0
0

Texte intégral

(1)

MOTOROLA, INC.

ULTRA 603, ULTRA 604

Processor Motorola PowerPC 603/PowerPC 603e/PowerPC 604 Processor Speed Unidentified

NPU Options N/A

Chipset Intel/Motorola Maximum Onboard

Memory

Unidentified

Maximum Video Memory Unidentified

Cache Unidentified

BIOS Unidentified

I/O Options PCI/ISA riser card slot, PDS slot, PS/2 mouse port, floppy drive interface, IDE interface, SCSI interface, parallel port, serial ports (2), VGA port, VESA advanced connector, audio connectors (4), Ethernet via unshielded twisted pair, Ethernet via AUI transceiver via DB-15 port

Dimensions 330 x 228mm

NPU Options None

ULTRA 603, ULTRA 604 https://th99.bl4ckb0x.de/m/M-O/34342.htm

1 of 3 5/26/16, 8:41 PM

(2)

CONNECTIONS

Function Label Function Label

Header for Reset and Abort switches

J1 Serial port 2 J13B

Speaker J2 AUI transceiver via DB-15 port J14A

RISCwatch connector J3 Parallel port J14B

IDE interface J4 UTP connector J15

Chassis fan power J5 VGA port J16

ULTRA 603, ULTRA 604 https://th99.bl4ckb0x.de/m/M-O/34342.htm

2 of 3 5/26/16, 8:41 PM

(3)

SCSI-2 Fast interface J6 Power LED & keylock J17

Not used J7 PS/2 mouse interface J18

Floppy drive interface J8 Audio jack J19

PDS slot J9 Audio jack J20

VESA advanced connector J10 Audio jack J21

Audio connector J11 Abort switch S1

PCI/ISA riser card slot J12 Reset switch S2

Serial port 1 J13A    

Note:J3, S1 and S2 may not be present on all models.

DRAM CONFIGURATION

The DRAM configuration is unidentified.

VRAM CONFIGURATION

The VRAM configuration is unidentified.

ULTRA 603, ULTRA 604 https://th99.bl4ckb0x.de/m/M-O/34342.htm

3 of 3 5/26/16, 8:41 PM

Références

Documents relatifs

The system board platform accommodates either an MPC603, MPC603e, or MPC604 RISC processor for the MPU (factory-installed option) and an MPC105 PowerPC-to-PCI bridge as the

where t CK is the time from data output starts to switch to data being latched into the peripheral chip, t SETUP is the setup time for the peripheral device where the data has to be

Each byte written to the HPC triggers an internal interrupt (I3); the HPC buffers up these bytes until a full command has been received, then acts on it in the last byte’s

Ce hub USB-C à 3 ports alimenté par bus se branche sur le port USB Type-C™ ou Thunderbolt™ 3 de votre périphérique, ajoutant ainsi un port Ethernet Gigabit, un port USB-C et

The Lisa contains one built-in connector for a parallel peripheral; each Parallel Interface Card provides two additional connectors, enabling your Lisa to support two

When a target driver completes, the driver passes the address of the SCSI interrupt routine to the host adapter in the sb(D4I) structure (specifically using sc _ int

If a non-zero byte transfer length does not exactly match the data length the Target would return for the READ LONG command, the Target will terminate the command

This document describes the Multirate Symmetrical High-Speed Digital Subscriber Line (G.SHDSL) feature supported on the 1-port G.SHDSL WAN interface card (WIC) (WIC-1SHDSL) on