• Aucun résultat trouvé

~ Solid State Music

N/A
N/A
Protected

Academic year: 2022

Partager "~ Solid State Music "

Copied!
20
0
0

Texte intégral

(1)

~ Solid State Music

o 8K RAM BOARD

FEATURES

o

Plug compatible with the ALTAIR 8800 and IMSAI 8080, or any other system using the "ALTAIR bus."

o

Low-power, 500 nanosecond AMI) RAMs.

No wait cycles required.

OLow-power Schottky support chips.

o

DIP switch selection of memory

address assignment and wait cycles.

o

Memory protect can be set for increments of 256 bits, 512 bits, lK, 2K, 4K or 8K by DIP switch.

o

T. I. low profile sockets provided for all RAMs and ICs.

o

Gold plated edge connector contacts.

o

2102A Walsh Ave. Santa Clara, CA 95050 /408/ 246- 2707

MB6

PARTS LIST

1 PC Board with gold fingers 69 16 pin low-profile sockets 3 14 p~n low-profile sockets 2 7 position DIP switches 65 91L02APC low-power RAMs

1 74LSOO 1 74I.S02 1 74LS42 1 74IB74

2 74367 (DM 8097) 1 DM 8131

4 7805 or 340T-5 regulators 2 10 uF / 20V tantalums 4 0.1 uF disc capacitors 14 2.7 ohm,

iw

resistors

2 39K,

iw

resistors

4 sets

#6

screws, nuts and washers

1 instruction set

(2)

CD

()

m ~

~

~

~ en

<I:

c

o

FIG 1

(3)

D

0 \

"" " ",,~

Solid State Music

MB6 - -8K STATIC MEMORY BOARD 1.0 ASSEMBLY INSTRUCTIONS (refer to Figure 1)

o o

o

D

o

D

o

o

D

o o

Check kit contents against parts list.

Insert

69

sixteen-pin sockets into the component side of the board with the "pin 1" index toward the top of the board. (The component side is the side on which "Solid State Music" is printed.) DON'T SOLDER!

Insert 2 fourteen-pin sockets. DON'T SOLDER!

Place a flat piece of stiff cardboard of appropriate size on top of the sockets to hold them in place.

Holding the cardboard in place against the sockets, turn the board over and lay it on a flat surface. (Be sure that all of the socket pins are through the holes.)

Note: Keep soldering iron tip clean to prevent rosin and sludge from being deposited on traces. Wipe tip frequently on a damp cloth or steel wool.

On each socket, solder two of the corner pins, choosing two that are diagonally opposite of each other.

Once the sockets are secured, lift the board and check to see if they are flat against the board. If not, seat the sockets by pressing on top while reheating each soldered pin.

Complete soldering the remaining pins of each socket. Touch pin and pad with iron tip, allowing enough solder to flow to form a filet between pin and pad. Keep the tip against the pin and pad just long enough to produce the filet. Too much heat can cause separation of pad and trace from the board. A 600 degree iron tip is recommended.

Observing polarity, insert and solder the tantalum caps.

Insert and solder the

4

disc capacitors.

Insert DIP switches with the word "OPEN" toward the bottom of the board.

Solder.

Place regulators on the board so the mounting hole in the regulator is in line with the hole in the board. Mark leads for proper bending position to match the board holes--allow for a bend radius.

[] Bend regulator leads to match holes in board.

(4)

Solid State Music

1.0 ASSEMBLY CONTINUED

o o

D

o

D

If available, apply thermal compound to the back side of each regulator case (the part that lies flat against the board).

Insert #6 screws through the board from the back. Drop regulators in place on front of board, fastening them with the washers and nuts. Be sure the nuts do not bite into the plastic body of the regulators as you tighten the screws.

Solder regulator leads to pads on back of board. Do not use excessive heat.

Insert and solder the 14 2.7K ohm and 239K ohm resistors.

Apply power (+8 volts approx.) to baard by plugging into computer or by connection from a suitable power supply and measure the regulated output of each regulator. If less than 4.8 ,volts is measured (allowing for meter accuracy) check for shorts or wiring errors. CAUTION! WHILE IT HAS NEVER HAPPENED TO US, SHORTED REGULATORS HAVE BEEN KNOWN TO EXPLODE WITH POSSIBLE INJURY TO EYES OR HANDS WHILE BEING TESTED. BETTER SAFE THAN SORRY - KEEP FACE AND HANDS CLEAR OF THE REGULATOR SIDE OF THE BOARD DURING THIS AND SUBSEQUENT TESTS!

o

o

Insert the following ICs in their sockets: U19, U36, U37, U46, U47 (a 91L02APC{) U56, U57 and u67. Be sure all pins are seated in the sockets. Repeat voltage checks.

2.0 FUNCTIONAL CHECK

WARNING! DO NOT INSTALL OR REMOVE BOARD WITH POWER ON. DAMAGE TO THIS AND OTHER BOARDS COULD OCCUR.

o

Install the first 2K of 91L02As (U2 through U9 and Ul1 through U18). Be sure pins are seated in sockets.

o

Set Sl as follows:

All and A12 -- open A13 and A15 -- closed 2K and 4K -- open [] Set S2 as follows:

4K, 2K, lK, 512, 256 and Tl -- open T2 -- closed

The above switch positions set the following conditions:

Address --'OOOO-lFFF (O~OO· through 037-377 octal) Memory Complement -- 8K

Memory Protect Increment -- 8K Memory Wait Cycles -- none

-4-

o

(5)

)

()

2.0

o

o

o o

o

3.0

Solid State Music

FUNCTIONAL CHECK CONTINUED

Install board. Remember, this board, addressed per above settings, must have the first 8K uncontested. Any boards addressed for the first 8K positions must be readdressed or removed.

"Examine" at octal 000 000, verify protect/unprotect conditions.

"Examine" at octal 007 377, verify protect/unprotect conditions.

Manually program with the front panel switches to verify that data can be stored. Don't forget to unprotect the memory before you do this.

Repeat the above steps until all 8K have been verified as functional.

If you're set up to run BASIC, it is an excellent dynamic test of your memory system. Be sure that all memory in the system has·been unprotected.

OPERATION

3.1 ADDRESS SELECTION (Sl)

Address Range High Order Bits Hex A15 A14 A13 A12 All

8K 0000 - 1FFF 0 0 0 1 1

16K 2000 - 3FFF 0 0 1 1 1

24K 4000 - 5FFF 0 1 0 1 1

32K 6000 - 7FFF 0 1 1 1 1

40K 8000 - 9FFF 1 0 0 1 1

48K AOOO - BFFF 1 0 1 1 1

56K COOO - DFFF 1 1 0 1 1

64K EOOO - FFFF 1 1 1 1 1 3..2 MEMORY COMPLEMENT SELECTION

Memory Complement 2K

4K 8K

DIP Switches

2K 4K

ON ON

OFF OFF

OFF OFF

DIP Switch Setting A15 A14 A13 A12 All ON ON ON OFF OFF ON ON OFF OFF OFF ON OFF ON OFF OFF ON OFF OFF OFF OFF OFF ON ON OFF OFF OFF ON OFF OFF OFF OFF OFF ON OFF OFF OFF OFF OFF OFF OFF

Note: The 2K switch activates address line All The 4K switch activates address line A12

(6)

3.0

Solid State Music

OPERATION CONTINUED

3.3 MEMORY PROTECT INCREMENTS (S2)

Protect Increments DIP Switch

226 212 1K 2K 4K

256 ON ON ON ON ON

512 OFF ON ON ON ON

1K OFF OFF ON ON ON

2K OFF OFF OFF ON ON

4K OFF OFF OFF OFF ON

8K OFF OFF OFF OFF OFF

NOTE: Switch arrangements other than those shown above can provide other protect patterns.

3.4 MEMORY WAIT CYCLES RAM Access Time less than 550ns 550ns to 1050ns 1050ns to 1550ns

DIP Switch

Tl T2

DONT CARE ON

ON OFF

OFF OFF

Wait Cycles none

1 2

4.0 TROUBLE SHOOTING HINTS

a. Check for proper settings of DIP switches.

b. Verify that all ICs are in the correct sockets.

c. Visually inspect all ICs to be sure that leads are in the sockets and not bent under.

d. Verify that the output voltage of each regulator is within 4.7 to 5.3 volts.

e. Inspect back side of board for solder bridges, running a small sharp knife blade between traces that appear suspicious. A magnifying glass is a must for this.

f. Be sure all memory has been unprotected.

g. If you can't protect/unprotect memory:

(1) recheck address settings (2) check U36 (741302)

h. If you have an addressing problem:

(1) check U19 (741342) for addresses AI0 through A12.

(2) check U37 (DM8131) for addresses A13 through A15.

-6-

~""

(

o

o

(7)

.... , '

o

Solid State Music

4.0 TROUBLE SHOOTING HINTS CONTID

i. If you have a problem with data output (consistent missing bits):

(1) check U46 (DM8097) for bits 0 through 3.

(2) check U56 (DM8097) for bits 4 through 7.

(3) check U36 (74LS02) for all bits.

j. If you have a wait cycle problem:

(1) check U57 (741802) and U67 (741874).

5.0 WARRANTY

Parts guaranteed to original purchaser for 90 days, unless failure is due to misuse or failure of purchaser to exercise caution in assembly and operation. Registration card must be returned at time of purchase to validate warranty.

Assembled boards may be returned for service. A service charge will be made unless, in our judgement, the problem is due to a defective board or parts.

Our address: Solid State Music/2102A Walsh Ave./Santa Clara, CA 95050

(8)

M"'IlI~

4~

41 4Z A3 44

A~

Ai.

47 PfDT'ECT uupqo .... ",e"l

" ~

~ ~~.

~

~ W

'J

I\n AI4 AIS

A\\::>

A.II I\lt

,s

~

~

~ 't

~ ~

~ ~f--I

~ I • . - -

I -~ "JL.\3~

-

:1

;l I

.:J

l!: .. '-" "" .:

)~~ "0<-

" o~ I u~I""'" 'iO'

~ .~-i

: r---O . ~ "ii 91 L02A

,

~ ,~~

, I'

il i

1

a 0,,,, I" 00 ~

'~f,

I

. IP ~I 114. ..svA

.. '~

r---l~

.,.!!. ""T,

~ ~4~

lIno-

r-!i U31 tlL .. ,

l

Il. IZ t-l r.!. II p.:. II 8131 ~I\IQ..;

REk

c.. 'I LQI\i~ M t-

lir~~ ~'5o-

<b

I

!

j . I

:-t ,$

:;.J ,4

i-I '3

~ ,...E

o

~ i ! : . ; ' , i

':;;:!

f , I

! .

I

I

I

r - - -

A 0

Ul9 I

G ~

c 'I

p 5 ~

LS4Z 1

,

----

t:f=;)'1 4 CI,2,51c. • J •• i

l~ 13 is 1~ 12 T~ T:;- 13 :2 c'3,4 (014 1

1,-.-/ UI9-!f;

Jt Q/W tl\AI I eli» , VfiJ I 'f.:.;'IJ I f~lur I ~:7} I f..i'iJ ~~+5VA U:!,-:" III R.!,2,S-lb 2.'1

uz Ui U~ U!5 116 U:"1 Ui?, 1;1';1 V~, Z ("',"l "2'7

Z 51;'2. sP

..,

-4 UI)!oj/9')~::'" Me c,!5 U2 -J, 11··'''I,2.0-35,gl3-45, ~II

I "l "~5'S) 57S-'~S) (~'8-75

s . _,2-

,

U I9 "'7'1

r

+

\.lI<.

+ +

u",

+ + + + -

Q

I I U"3L. '74

1II UII U~ '1,= '),,, l)'~ 1A1& '1~~ '0 " 1

e,

t-

o,,~ 2'" I I U37 D~

~ I 2 1.14b,5'10 D1I-

I I I 1)57 Ufo7 ,4 Ii.!

,

1r1l<r2.

I

S

r

+ +

un

+

U:Z.1

+

U<A

+

i.I'l.$'

+

tl.'H,

+

U2.i .}.: U?,I,'I4

U2.0 U<"I t!2. ... ~!>y@, ~

+ C1

"t"

G..,tl- r--< 8:

~ U"Le>

+

IJ<'~

+

Illt>

+

U"JI

+

un.

+

\.I3l

+

U"

+ -

U3':' - II>

Y

S 1

L - - - ,;..;. ... v<:.c:. c21 ou,- ,N

1

~

r--< 5.

+ .

GIo,oj ~

r U"!~

+

U3') + U40

+

U<-II

+

\JLI,

+

Lt43

+

LI'I4 114 •. ,~ ~ I-<~ +5VC lJ"l- \0 UU'-Ih USCo·lr.

US'7-14

';""-11/

~y

~1

r--< e"!. C'JD

r u'/8

+

Uq,

+

USD +US'I

+

U:;l.

+

un

+

u;;q

+

USS ~

-

" " t' -' ,'" '

~

IZ D " UbI ID q ~ '2 t) U107 4 ct Q:'" 5 J L

,

I r~ ~~ I} I ...I

i t- uS's

+

US')

+

u(.()

+

I.I~I

+

UI<"

+

U,~

+

U~4

+

"'~~~«

-

1 - -.0 J

.~

.

1

~~l ~/~l

TI $~ 'TZ

rU<a

+

~r1- ~

i

r

+ +

\,I?o

+

un.

+ + +

-

t7

~ U"'S of,') 1.11/ ' .. 1'13 II-l'-i \J.i~ V~t '0

"t' '"' ,'" '

p.c~o", ~O>(,rt

P"~i f).v 0.,,"'.1 0 .. , C"ATi 0.", p... 1 :c. ' (",,-1 IN C!~;.;."I 011 ... · ' •. ,:-1 P .. t\.~

>r II 1'

'2. \I l'l II 1'2- 1/

" " I" " "~ r .~

,

~ I 'U3{, 3

:F=- .J.5V8 Ii 5

1~

"

~ """

l!

5l

J

% 9') 35 911 ~

& 1S\ ~ '"

o - 8 Q 8

a a

,~

10

I ~

9'7-.. I j

Gr'-.,

I

!

! I

III ~ IlZ. §] ·OJ §1lili 40 'is

N \"'l M ~ ... ~ ;:' t:) oS J

Q g ~ 2 ~ ~ s 2 d

0

.~ .' "" I " , ' . '

1 15 ~

,

-'~(. I

I " "

~ IS'

1

13 II Solid

9(> 43

... ('-.

<0 -

.~ -..J

~ dim

§J lli1 N

.-;:, <) ::-.r

ii~ ~~i£' 1

,·/

',L

20V

DIP sw

05

4'2. (I.) 02 CL)

31 O~7,..,,q'3'7

00 (L.)

7'1 C:L)

rs"N<::;'

_.

'Ifll

sHl::"'I,lO '$OU""r'

"S\'-lP

976 ~ ....

tate Music B6

~

(9)

o

8K RAM BOARD

FEATURES

OPlug compatible with the ALTAIR 8800 and IMSAI 8080, or any other system using the "ALTAIR bus. "

OLow-power, 500 nanosecond

RAMs. No wait cycles required.

OLow-power Schottky support chips.

ODIP switch selection of memory address assignment and wait cycles.

OMemory protect can be set for increments of 256 bits, 512 bits, lK, 2K, 4K or 8K by DIP

switch.

OT.I. low profile sockets pro- vided for all RAMs and ICs.

OGold plated edge connector contacts .

MB6A

@1977

PARTS LIST

1 PC Board with gold fingers 69 16 pin low-profile sockets 3 14 pin low-profile sockets 2 7 position DIP switches 65 91L02APC/D2l02AL-4 low-

power RAMs 1 74LSOO 1 7402 1 74LS42 1 74LS74

2 74367 (DM 8097) 1 DM 8131

4 7805 or 340T-5 regulators 2 2.7 -uF/ 20V tantalums 4 0.1 uF disc capacitors 14 2.7K ohm,

lW

resistors

2 39K,

lW

resistors

4 sets #6 screws, nuts and washers

1 instruction set

(10)

1

~iJ-!~ 4fl~~ ::,*Battle;'~:~!*rw-lrU5~ __ ' ___ ltU~ ______ l U7;-=--ru8* : U9*~--1 (~-l

lUI I ~-, '-__ __ I"~~-"--\--- ~ ~ =.J" - j~-- UIO I

~7~[21* GJ ~ll* Je_:*- JlUI3*-1~~*_] Ct:.~~:~--I ~i6*-I~--17*-' : ICUI8~Jo ~~~OD311

~:t: .. "C)O-l~H342J @20* ---I ~2i*--1 C U22 *----J CU2~* -1 Cir2~*--] ~5~ ____ I ~26* .] C U27* ]C:2 i~il

t

cr a:a:« C( a: ex.

'-T~';I';I~,-:":,,E ---8*-~--,~9* llU3

0

* IlU3I* 1~32* [~3*---ICU34*--ICU35* ] CU3~4021

~1~l [ 32 ] t:~~_J~~_=:JlU40* IlU41* 1~42* 1~43* i~44* IC U45* 1~;~80971

~~~; ~ ~!:;;j l U47* I ~48*

1

~49* II ~50* I C U5I * I C U52*

I

~5 3* I ~54 * I CU55*

I

~~f8~9~1

Q-C"(C'I)~\n\O _ I "'--_

C3~iiiXiXttr~H300 ~58* ]~59* IlU60* IlU61* 1~62* 1~:3* 1~64* IC U65* 10 ChD5

1; -5D4*~f~3741~68* 1~69* IC U70* -IC U71* J~72* 1~73* IC U74* ICU75* IC,-" ...

i·...,

;~66 U76

;7~5 ~5

I ~)I ~)

~·----,L

1

__ .. __ .. _._.

50 r - , ---~

w . . _.<_ .. ,, __ ~ w_,_. ___ · ... ~~ ... ",. ,", .. _~_ .. ___ .... _._

."

-

G)

~

~

*NOTES: 1) All RAMs D2l02AL-4 or AM9lL02A

2) Caution: Observe position of cathode band-Failure to do so may cause damage

3) Vcc for battery back up should be 1.5 to 2.0 volts measured at pin 10 of the RAMs. Voltages HIGHER or LOWER may cause loss of data.

o

ASSY DWG MB6A rev. I

..

o

(11)

Solid State Music

2102A

Walsh Avenue

SANTA CLARA,CALIFORNIA95050

(408) 246-2707

MB6A-

BK

STATIC MEMORY BOARD 1.0 ASSEMBLY INSTRUCTIONS (refer to Figure 1)

[ ] Check ki t contents against parts list.

o

Check PC board for possibl.e warpage and straighten if required.

[] Insert 69 sixteen~pin sockets into the component side of the board with the "pin 1" index toward the top of the board.

(The component side is the side on which "Solid State Music"

is printed.)

o

Insert 3 fourteen-pin sockets. DON'T SOLDER!

[JPlace a flat piece of stiff cardboard of appropriate size on top of the sockets to hold them in place.

[JHolding the cardboard in place against the sockets, turn the board over and lay i t on a flat surface. (Be sure that all of the sockets pins are through the holes.)

Note: Keep soldering iron tip clean to prevent rosin and sludge from being deposited on traces. Wipe tip frequently on a damp cloth or steel wool.

[JOn each socket, solder two of the corner pins, choosing two that are diagonally opposite of each other.

[JOnce the sockets are secured, lift the board and check to see if they are flat against the board. If not, seat the sockets by pressing on top while reheating each soldered pin.

DComplete soldering the remaining pins of each socket. Touch pin and pad with iron tip, allowing enough solder to flow to form a filet between pin and pad. Keep the tip against the pin and pad just long enough to produce the filet. Too much heat can cause separation of pad and trace from the board.

A 600 degree iron tip is recommended.

o

Observing polari ty, insert and solder the tantalum caps.

o

Insert and solder the 4 disc capacitors.

[JInsert DIP switches with the word "OPEN" toward the bottom of the board. Solder.

Cl

DPlace regulators on the board so the mounting hole in the re- gulator is in line with the hole in the board. Mark leads for

(12)

/

Solid State Music

2102A Walsh Avenue

SANTA CLARA, CALIFORNIA 95050

(408) 246-2707

1.0 ASSEMBLY (continued)

[JBend regulator leads to match holes in board.

r--'

~If available, apply thermal compound to the back side of each regulator case (the part that lies flat against the board).

o

Drop regulators,ihplace on front of board, insert #6 'screws from f~on~ and secure firmly with lock washer and nut.

1"-1

LJSolder regulator leads to pads on back of board. Do not use excessive heat.

[Jlnsert and solder the 14 2.7K ohm and 2 39K ohm resistors.

[] Insert and solder 5 diodes (observing polari ty) ,and molex battery connector.

[ : Apply power (+8 vol ts approx.) to board by plugging into .~

c"

computer or by connection from a suitable power supply and measure the regulated output of each regulator. If less than 4.8 volts is measured (allowing for meter accuracy) check for shorts or wiring errors. CAUTION! WHILE IT HAS NEVER HAPPENED TO US, SHORTED REGUALTORS HAVE BEEN KNOWN TO EXPLODE WITH POSSIBLE INJURY TO EYES OR HANDS WHILE BEING TESTED. BETTER SAFE THAN SORRY - KEEP FACE AND HANDS CLEAR OF THE REGULATOR SIDE OF THE BOARD DURING THIS AND SUBSEQUENT TESTS!

OInsert the following ICs in their sockets: U19, U36, U37, U46, U47 (a9lL02APC), U56, U57, and U67. Be sure all pins are seated in the sockets. Repeat voltage checks.

2.0 FUNCTIONAL CHECK

WARNING! DO NOT INSTALL OR REMOVE BOARD WITH POWER ON.

DAMAGE TO THIS AND OTH'ER BOARDS COULD OCCUR.

OInstall the first 2K of 9lL02As (U2 through U9 and Ull through U18). Be sure pins are seated in sockets.

D

Set Sl as follows:

All and A12 -- open A13 and A15 -- closed

~K and 4K -- open

-4-

c

(13)

Solid State Music

2102A Walsh Avenue

SANTA CLARA, CALIFORNIA 95050

(408) 2-46-2707

2.0 FUNCTIONAL CHECK (continued)

o

Set S2 as follows:

4k, 2k, lk, 512, 256, and Tl -- open T2 -- closed

The above switch positions set the following conditions:

Address -- OOOO-lFFF (000-000 through 037-377 octal) Memory Complement --

BK

Memory Protect Increment --

BK

Memory Wait Cycles -- none

DInstall board. Remember, this board, addressed per above setting, must have the first 8K uncontested. Any boards addressed for the first 8K positions must be readdressed or removed.

D"Examine" at octal 000 000, verify protect/unprotect con- ditions.

D"Examine" at octal 007 377, verify protect/unprotect con- ditions.

o

Manually program with the front panel switches to verify that dat~ can be stored. Don't forget to unprotect the memory before you do this.

o

Repeat the above steps until all 8K have been verified as functional.

If you're set up to BASIC, i t is an excellent dynamic test of your memory system. Be sure that all memory in the system has been unprotected.

3.0 SET-UP

3.1 ADDRESS SELECTION (Sl)

Address Range High Order Bits DIP Switch Setting Hex A15 A14 A13 A12 All A15 A14 AI3 A12 All 8K 0000 - lFFF 0

a a a a

ON ON ON ON ON 16K 2000 - 3FFF

a a

1

a a

ON ON OFF ON ON

24K 4000 - 5FFF

a

1

a a a

ON OFF ON ON ON

32K 6000 - 7FFF

a

1 1

a a

ON OFF OFF ON ON'

a a a a

(14)

Solid State Music

2102A Walsh Avenue

SANTA CLARA, CALIFORNIA 95050

(408) 246-2707 3.0 SET-UP (continued)

3.2 MEMORY COMPLEMENT SELECTION

3.3

Memory Complement 2K

4K 8K

DIP Switches

2K 4K

ON ON OFF

ON OFF OFF

Note: The 2K switch activates address line All The 4K switch activates address line A12 MEMORY PROTECT INCREMENTS (S2)

Protect Increments DIP Switch

256 512 lK 2K

256 ON ON ON ON

512 OFF ON ON ON

lK OFF OFF ON ON

2K OFF OFF OFF ON

4K OFF OFF OFF OFF

8K OFF OFF OFF OFF

4K ON ON ON ON ON OFF Note: Switch arrangements other than those shown above

provide other protect patterns.

3.4 MEMORY WAIT CYCLES

RAM Access Time DIP Switch Wait Cycles

Tl T2

less than 550 ns DONT CARE ON none

550ns to 1050ns ON OFF 1

1050ns to l550ns OFF OFF 2

4.0 TROUBLE SHOOTING HINTS

a. Check for proper settings of DIP switches.

b. Verify that all ICs are in the correct sockets.

c. Visually inspect all ICs to be sure that leads are in the sockets and not bent under.

d. Verify that the output voltage of each regulator is with- in 4.7 to 5.3 volts.

-6-

o

C

o

(15)

D

Solid State Music

2102A Walsh Avenue

SANTA CLARA, CALIFORNIA 95050

(408) 246-2707 4.0 TROUBLE SHOOTING HINTS (continued)

e. Inspect back side of board for solder bridges, running a small sharp knife blade between traces that appear sus- picious. A magnifying glass is a must for this.

f. Be sure all memory has been unprotected.*

g. If you can't protect/unprotect memory:

(1) recheck address settings (2) check U36 (7402)

h. If you have an addressing problem:

(1) check U19 (741842) for addresses AlO thru A12.

(2) check U37 (DM8l3l) for addresses A13 thru A15.

i. If you have a problem with data output (consistent miss- ing bi ts):

(1) check U46 (DM8097) for bits 0 through 3.

(2) check U56 (DM8097) for bits 4 through 7.

(3) check U36 (7402) for all bits.

j. If you have a wait cycle problem:

(1) check U57 (74LSOO) and U67 (741S74).

*NOTE (IMSAI

&

Poly users): If you have not incorporated a protect/unprotect feature into your mainframe, we recommend removing U47 (protect memory) of the MB6 to insure reliable operation, as the memory can come up protected when power is turned on (if U47 is not removed)

5.0 THEORY OF OPERATION 5.1 GENERAL

The MB6 is an 8K-byte (8K x 8 bit) random access memory featuring:

* 8ele~t~ble address

* Memory protect in selectable increments (from ~K to 4K)

* Selectable memory wait cycles (from 0 to 2)

* Extra low-power, 500ns RAMs

* Low-power, Schottky support chips

The memory chips employed are AMD 9l102A or NEe 2l02AL-4 lK x 1 bit, static RAMs. The RAM chips are organized in an 8 row x 8 column matrix. Each column corresponds to one

(16)

Solid State Music

2102A Walsh Avenue

SANTA CLARA, CALIFORNIA 95050

(40B) 246-2707

5.0 THEORY OF OPERATION (dontinued) 5.2 DATA LINES

The data inputs (Di) of all the RAMs in each column are

buss~d together and'connected to the 8 CPU output lines (DO ~ thru DO 7) and the data outputs (Do) are bussed together and connected to the 8 CPU input lines (Dr ~

thru DI 7). 'The bussing of output lines is made possible by the tri-state outputs of the RAMs. These output lines are buffered by tri-state buffers~

5.3 ROW ADDRESSING

Address lines AIO thru Al2 are decoded byUl9, a 4 to ],,0

lin~ decoder. The decoders' output enables one of 8 rows of RAMs by activating the chip select lines of all the RAMs in one row. (The fourth line of the decoder is used only as an overall memory enable .line, and the last 2 outputs are unused.)

5.4 RAM CELL ADDRESS

The 10 address lines on each chip are all bussed together and are fed directly by address lines

AD

thru A9. These lines select a particular bit in each of the 64 RAMs.

5.5 BOARD ADDRESS

Address lines A13 thru A15 select a particular 8K block of memory. The address of the MB6 is user selected by switches A13 thru A15. If the add~ess on lines A13 thru A15 matches the preselected address of the board, com- parator U37 enables protect memory U47 and decoder U19, and unlocks the SMEMR, SOUT, and SINP signals (through pin 15 of U46). NOTE* If only 2K or 4K of memory are being used, address lines Al2 and All may be assigned to the address of the board as required by closing switches 4K and 2K. This enables address selection switches A12

&/or All as well.

5.6 MEMORY PROTECT

Only one row of the protect memory U47 is used to retain protect status for the board. If all S2 positions are

o

c'

open, a single bit in the memory determines protect status

C

for all 8K of memory. Assuming the protect memory has been acti va ted (Cs=O). by a correct memory address input to comparator U37, activating the protect (unprotect) line writes a 0 (1) into the protect memory. The output

~8-

(17)

r

Solid State Music

2102A Walsh Avenue

SANTA CLARA, CALIFORNIA 95050

(408) 246-2707 5.0 THEORY OF OPERATION (continued)

5.6 (continued)

is fed to a gate which disables (for protect) or enables (for unprotect) the MWRITE line. The output of the protect memory is also fed to a buffer whose output is the Protect Status (P'S) line.

Memory protect increments of less than SK maybe selected by closing S2 positions as required; thereby assigning those address lines (AS thru A12) desired to address

various bits in the protect memory. In this way, protect increments from iK to 4K maybe implemented.

5.7 CLOCK CIRCUITRY

TZ Tw

CP, Sl'---Inl-._--Inl---_---'n'"-· ____ n"-_-..Inl.-__

lP

2_ - - - I

SYNC

ro__----_

--~

Dual-D flip fl~p U67 is used to set the number of wait cycles the CPU goes through when re~ding or writing data on this board. It signals that it is ready to read or write by actuating the Ready line (PREADY).

Because ;OOns RAMs are supplied with the MB6, no wait cycles are normally required. Therefore, T2 should be closed which clears the second DFF and maintains the Ready line in a high state.

If 1 wait cycle is desired, T2 should be open and Tl closed.

This causes the output of DFF #1 to follow the SYNC pulse.

Because its 6utput is high until after the s~cond 01 clock pulse in the Machine Cycle, the Ready line (Q of DFF #2)

does not go high until after the third 02 clock pulse occurs.

Therefore the third state in the machine cycle becomes a wait state. NOTE* The CPU looks for the Ready flag on the third 01 clock pulse of the Machine Cycle. If the Ready flag has not been raised, the CPU waits until the 01 clock and Ready flag occur concurrently.

If 2 wait cycles are desired, Tl

&

T2 should both be open.

This causes Q of DFF #1 to go high at ~he start of SYNC, but i t does not go low until the third 02 clock pulse occurs.

Therefore, 2

01

clock pulses are skipped before the Ready

(18)

Solid State Music

2102A Walsh Avenue

SANTA CLARA, CALIFORNIA 95050

(408) 246-2707

5.0 THEORY OF OPERATION (continued) 5.8 MISCELLANEOUS FLAGS

The Memory Read line (SMEMR) is used to enable the tri- state buffers on the output lines. The Input

(SINP)

and Output (SOUT) lines are ORed together ani-the result is used to disable the flag output bqffers (PS

&

PREADY flags) when the bus is being used for I/O.

6.0 WARRANTY

Parts guaranteed to original purchaser for 90 days, unless failure is due to misuse or failure of purchaser to excercise caution in assembly and operation. Registration card must be returned at time of purchase to validate warranty.

Assembled boards may be returned for service. A service charge will be made unless, in our jqdgement, the problem is due to a defective board or parts.

Our address: CYBERCOM/2l02A Walsh Ave./ Santa Clara, Ca. 95050

-10-

o

c

()

(19)

o

(j

SOL "PHANTOM"

Solid State Music

2102A Walsh Avenue

SANTA CLARA, CALIFORNIA 95050

(408) 246-2707

ADDENDUM FOR SOL USERS

The SOL system requires that the first block of memory is disabled for the first few machine cycles after power up in order to allow the monitor to initialize the system.

The RAM is disabled by means of the "Phantom" signal on pin 67 of the bus. This feature may be incorporated on the MB6 by a simple modification as follows:

1) Isolate pin 2 of U37.

2) Add a 22K resistor between pins 2 & 16 of U37.

3) Jumper U37 pin 2 to pin 67 of the edge connector.

(20)

I

..,4L54f

",. '" · I

5

... "' ... ,..-0

'1"--

~o" ID---::04:l'{JJ

"" ~ 1--+--/,,<, " "f

-

'"

[>TI '1.1--+--+1<-"'.1 ~, .. _ _ ~e

V" ~ ;:;.::

IJ"~ "'I__-+---+----...".fr::. = .::.

~." ~o(l---+--+--+----.:::-I"'i.

,llle, ~t--+--+-+/< ~

.. III

i

+

+

+

+ +

+

+

+ + +

1

+ +

§

+ + +

+ +

+ +

+

,I

+ +

f

+

1 r

1

1

III

+

+

+ + +

()

. - I-f--

-

f-'~-

• - -

~ f-~-II ...

.:'

~:-J 1 ;

1 ,~

+

.t-

+ +

+

+ +

-

c

+ +

+ +

Références

Documents relatifs

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des

By using the following theorem, we can reduce the disjoint paths problem to an equivalent smaller problem if the input graph has a large clique minor.. An outline of the proof

We have presented the design and development of a fully passive conductive bridging RF-Switch, which uses simple fabrication steps and shows good performance

The number of atoms contributing to the storage in an atomic frequency comb (AFC) quantum memory was determined with the method of measuring the re-emitted photon.. statistics and

The 75K resistor shown will satisfy this condition for a * 75 signal wrth clipping taking place at twice this level: the maximum voltages available from r 15V supplies

It consists of a source of pairs of entangled photons (denoted as signal and idler photons) entangled in both polari- zation and energy-time, a solid-state quantum memory based

Interestingly, however, at three distinct regions the chemical shifts in solution differ significantly between core proteins in the capsid state versus in the dimer state,

It consists of a source of pairs of entangled photons (denoted as signal and idler photons) entangled in both polari- zation and energy-time, a solid-state quantum memory based