• Aucun résultat trouvé

RF-NoC cognitif pour les architectures manycore

N/A
N/A
Protected

Academic year: 2021

Partager "RF-NoC cognitif pour les architectures manycore"

Copied!
3
0
0

Texte intégral

Figure

Fig. 1: Interface RF

Références

Documents relatifs

How have the exceptions of Article 1 of the Term Directive in relation to works of joint authorship, collective works, anonymous and pseudonymous works and works published in

This methodology is based on the heterogeneity of application domains and exploits the designer’s knowledge on the model of his architecture including processors and memory

Les optimisations permises par la conception conjointe du NoC avec le modèle de programmation associé sont particulièrement encourageantes : les performances obtenues

energy consumption and link bandwidth (timing). These works concern power and timing evaluation for ASIC. A power model is formulated for links and switches for the Nostrum

Figure 2. A 2D router with 2 local ports Topology & routing choices: First, routing techniques can be separated in two main types, deterministic and adaptive. Adaptive

parameterised them with the necessary parameters: input data size, output data size, computing time, input data path (source), output data path (destination).. With this

Path filter looks like NI, except that it is not connected to an IP and so doesn’t have protocol wrapper, and has a path table in place of the memory-mapping table (see Fig.7). In

Compared to [5] and [7] this work presents 3 different solutions to apply fault tolerance on NoCs, considering the implementation feasibility of each technique,