• Aucun résultat trouvé

175,740,750,160,865,875 FUNCTIONAL UNITS

N/A
N/A
Protected

Academic year: 2022

Partager "175,740,750,160,865,875 FUNCTIONAL UNITS"

Copied!
202
0
0

Texte intégral

(1)

I";J 1:\ CONTRPL DATA

\'::3 r:!I CORPOp<\TION

CDC

®

CYBER 170

60420300

MODELS 175,740,750,160,865,875

FUNCTIONAL UNITS

THEORY OF OPERATION DIAGRAMS

HARDWARE MAINTENANCE MANUAL

(2)

REVISION RECORD

RreVISION DESCRIPTION

01 Preliminary edition.

( 12-74)

02 Updated diagrams to reflect ECO 36000. This edition obsoletes previous edition.

(2-75)

03 Updated diagrams to reflee t ECOs 35738, 35539, 35693, and 36121. This edition obsoletes pre- (5-75) vious editions.

A Manual released. This edition obsoletes all previous ed itions.

(7-75)

Jl No change to this manual (ECO 36403).

(9-75)

C Updated manual to reflee t ECO 36429.

( 9-75)

D Updated manual to reflec t ECO 36183.

( 9-75)

E Updated manual to reflect ECO 36724. (ECO PD1346 did not list this manual.) (9-75)

F Updated manual to reflect ECO/FCO 36194.

(9-75)

G Updated manual to reflect ECO/ FCO 36699.

10-75)

H Updated manual to reflee t ECO 36185.

(11-75)

J Updated manual to reflect ECO 36849.

(12-75)

K Updated manual to reflee t ECO/ FCO 36197. Added secondary block and ESE diagrams. This (2-76) edition obsoletes all prev io us ed i t ions.

L Manual revised; inel udes Field Cha ng e Ord er 37147. Pages vi, 5-1-4, 5-1-5 in voltnne 1, vi, viii, (12-76) 5-11-11, 5-11-13, 5-11-29, 5-11-33, 5-11-34.8, 5-11-35, 5-11-53, 5-11-71, 5-11-147, 5-12-3, 5-12-17,

5-12-25, 5-12-47, 5-12-49, 5-12-65, and 5-14-3 in vol ume 2 are revised.

H Nanual revi sed, includes Engineering Change Order 37731. Page 5-1-5 in volume 1 and pages 5-12-3, (8-77 ) 5-12-5, 5-12-{; .1 5-12-6.3 5-12-6.4 5-12-7 5-12-12.2 5-12-13 and 5-14-1 in volume 2 are revised.

N Han ual revi sed· inel udes Field Change Order 37843 (ECO 37767). Pages vi, x, 5-1-5, 5-4-5, 5-5-1, (8-77 ) 5-7-5, 5-7-15, 5-10-9, and 5-10-13 in vol ume 1 and pages vi, ix, 5-11-5, 5-11-13, 5-11-17, 5-11-19,

5-11-29, 5-11-33, 5-11-35, 5-11-93, 5-11-153, 5-12-1, 5-12-3, 5-12-5, 5-12-7, 5-12-9, 5-12-10.2, 5-12-11 , 5-12-13, 5-12-15, 5-12-17, 5-12-25, 5-12-43, 5-12-63, 5-12-65, 5-12-69, 5-12-71, 5-12-78.5, Part 13 divider, 5-13-1, and 5-13-9 in volune 2 are revised. Page 5-12-73.1 is added in volume 2.

Publication No.

60420300

REVISION LETTERS I, 0, Q, S, X AND Z ARE NOT USED.

@ 1974, 1975, 1976, 1977, 1978, 1979, 1981, 1983 by Control Data Corporation

All rights reserved

Printed in the United States of America

ii

AA 4005 REV. 3/83

Address comments concerning this manual to:

Control Data Corporation

Publ icat ions and Graphics Division 4201 North Lexington Avenue St. Paul, Hinnesota 55112

or use Comment Sheet in the back of this manual.

PRINTED IN U.S.A.

(3)

REVISION RECORD (CONT/D)

REVISION DESCRIPTION

P Manual revised; includes Engineering Change Order 37722. Removes volume 2 and adds model C (10-77) information. Front cover, title page and pages iv, v, vi, vii, x, 5-1-2, 5-1-4, and 5-1-5 are

revised.

R Manual revised; includes Engineering Change Order 38980. Pages iii, iv, v, vi, 5-1-4, 5-1-5, (04-10-78) 5-2-15, 5-3-15, 5-4-23, 5-5-41, 5-6-11, 5-7-81, 5-8-45, 5-8-53, 5-9-11, 5-10-17, 5-10-19, and

5-10-21 are revised. Page iv-at iv-b is added. Pages 5-1-7, 5-2-9, 5-2-11 , 5-2-13, 5-4-3, 5-4-9, 5-4-11, 5-5-1, 5-5-31, 5-6-7, 5-7-17, 5-7-19, 5-7-25, 5-7-29, 5-7-31, 5-7-33, 5-7-35, 5-7-37, 5-7-39, 5-7-41, 5-7-43, 5-7-49, 5-7-51, 5-7-55, 5-7-67, 5-7-69, 5-7-83, 5-8-23, 5-8-27, 5-8-29, 5-8-43, and 5-10-15 are reprinted for purposes of clarity.

S Manual revised; includes Engineering Change Order 39978. Front cover, title page and pages (05-10-79) iv-a/iv-b, v, vii, viii, ix, x, xi, 5-1-2, 5-1-9, 5-1-11, 5-1-13, 5-8-1, 5-8-3, 5-8-5, 5-8-7,

5-8-19, 5-8-47, and 5-8-49 are revis-ed. Pages 5-1-15 and 5-1-17 are added.

T Eng ineer ing Change Order 39735. No change to this manual.

(07-05-79 )

U Manual revised; includes Engineering Change Order 40383, publications change only. Pages ii-at ii-b, (07-6-79) iv-a J and v are revised. Page iv-b is added •

V Manual revised; includes Engineering Change Order 40489. Pages ii-a/ii-b, iv-a/iv-b, vii, xi, (11-26-79 ) 5-1-1, 5-1-2, 5-1-4, 5-1-5, and 5-1-6 are rev i sed .

W Manual revised; includes Engineering Change Order 41276. Grid locators 52B2, 52B4, 52B6, 52B7, 52B8, (03-16-81) 52B9, 52BIO, . 52B12, 52B13, 52E3/E4, and 52E7/E8 are revised.

y Manual revised to include Engineering Chang e Order 44495 which adds support for models 865 and 875.

(05-30-83) This edition obsoletes the microfiche edition.

M Manual revised; includes Engineering Change Order 44802. Pages iii through iv-c and viii are (08-05-83) revised. Pages iv-d and iv-e are added.

Publication No.

60420300

ii-a/ii-b

(4)
(5)

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number.

If

that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE SERIES WITH FeOs COMMENTS

M120 A01

-

Released

A02 EC035091 A03 EC035467 A04 EC036623 A05 EC036634 A06 EC036637 A06 EC036403 A06 EC036429 A06 EC036183 A06 EC036724 A07 FC036579 A08 FC036699 A09 FC036194 A09 EC036185 A09 EC036849 AlO FCOPDl407 All FCOPDI377 Al2 FCOPDl408 A13 FC036199 Al4 FCOPDl5ll Al5 FCOPDl456 Al6 FCOPD1392 Al7 FCOPDl454 Al8 FCOPDl597 Al9 FCOPDl562 A20 FC036197 A21 FCOPD938 A21 Included A22 FC036639 A23 FC036647 A24 FC036624 A25 FC036641 A26 FC036999 A27 FC036646 A28 FC036645 A29 FC036642 A30 FC036681 A31 FC036644 A32 FC036656 A33 FC036654 A34 FC036630 A35 FC037073 A36 FC037054 A37 FC036631 A38 FC036653 A39 FC036651 A40 FC036652 A41 FC036875 A42 FC036626 A43 FC036192

60420300 M iii

(6)

EQUIPMENT TYPE SERIES WITH FCOs COMMENTS

A44 FC0368S4 A4S FC037362 A46 FC037S30 A47 FC037147 A48 FC036643 AS2 EC037731 AS3 FC037843 AS3 FC037949 AS4 FC038031 ASS FC038236 AS6 FC03813S AS7 FC037840 AS8 FC0382S2 AS9 FC038308 A60 FC038171 A60 FC038022 A60 EC037722 A61 FC037813 A62 FC038338 A63 FC038386 A63 FC038712 A64 FC038418 A64 EC038980 A64 EC038856 A64 EC038858 A65 EC038897 A65 EC039044 A66 EC038584 A66 EC038670 A67 EC038764 A67 EC039041 A67 EC038781 A67 EC038871 A68 EC038941 A68 EC039411 A69 EC039368 A69 EC039319 A70 EC038867 A70 EC039978 A70 EC039735 A70 EC040383 A71 FC039396 A7l FC039678

An FC039800/

FC039778 A73 FC039590/

FC039773 A74 FC039732 A74 FC039726 A74 EC040489 A75 FC040748/

FC040843 A75 FC040479 A75 EC041276 BOI Included BOI FC036639 BOI FC036647 BOI FC036624 BOI FC036641 BOl FC036999 BOI FC036646 BOI FC036645 BOI FC036642 BOI FC03668I BOI FC036644 BOI FC036656 BOI FC036654

iv 60420300 AA

(7)

EQUIPMENT TYPE SERIES WITH FCOs COMMENTS

BOl FC036630 BOl FC037073 BOI FC037054 BOI FC03663I BOI FC036653 BOI FC03665I BOl FC036652 BOI FC036875 BOl FC036626 BOI FC036I92 BOl FC036854 B02 FC037362 B02 FC037530 B02 FC037I47 B02 FC036643 B05 EC03773I B06 FC037843 B06 FC037949 B07 FC03803I B08 FC038236 B09 FC038I35 BlO FC037840 Bll FC038252 Bll FC038308 BI2 FC038III B13 FC038022 BI3 EC037722 BI4 FC0378I3 BI5 FC038338 BI6 FC038386 Bl7 FC0387I2 BI8 FC0384I8 BI8 EC038980 BI8 EC038856 BI8 EC038858 BI8 EC038897 BI9 EC039044 B20 EC038584 B20 EC038670 B2I EC038764 B22 EC03904I B22 EC03878I B22 EC038871 B23 EC03894I B24 EC039411 B25 EC039368 B25 EC0393I9 B26 EC038867 B26 EC039978 B26 EC039735 B26 EC040383 B27 FC039396 B27 FC039678 B28 FC039800/

FC039778 B29 FC039590/

FC039773 B29 FC039732 B30 FC039726 B30 EC040489 B3I FC040748/

FC040843 B3I FC040479 B3I EC04l276 CO2 FC038I35 CO2 FC037840 CO2 FC038252

60420300 AA iv-a

(8)

EQUIPMENT TYPE SERIES WITH FCOs COMMENTS

CO2 FC038308 C03 FC038171 C03 FC038022 C03 EC037722 C03 FC037813 C04 FC038338 C04 FC038386 COS FC038712 C06 FC038418 C06 EC038980 C07 EC0388S6 C08 EC0388S8 C08 EC038897 C09 EC039044 ClO EC038S84 Cll EC038670 Cll EC038764 Cl2 EC039041 C13 EC038781 Cl4 EC03887I CIS EC038941 Cl6 EC039411 Cl7 EC039368 Cl8 EC039319 Cl8 EC038867 Cl8 EC039978 Cl8 EC03973S Cl8 EC040383 Cl9 FC039396 Cl9 FC039678 Cl9 FC039800/

FC039778 C20 FC039S90/

FC039773 C20 FC039732 C21 FC039726 C21 EC040489 C21 FC040748/

FC040843 C22 FC040479 C22 EC04l276 DOl EC039978 DOl EC03973S DOl EC040383 DOl FC039396 DOl FC039678 DOl FC039800/

FC039778 DOl FC039S90/

FC039773 DOl FC039732 DOl FC039726 DOl EC040489 DOl FC040748/

FC040843 DOl FC040479 DOl EC04l276

DOl Released

D02 FC039944

D03 FC040112

D04 FC040106 DOS FC039936/

FC040225 D06 FC04020S D07 FC040221 D08 FC040432

iv-b 60420300 AA

(9)

EQUIPMENT TYPE SERIES WITH FCOs COMMENTS

D09 EC039947/

FC040364 DIO FC040379 Dil FC039945 Dl2 FC040607 Dl3 FC040658 Dl4 FC040030 Dl5 FC040583 Dl6 FC040589A Dl7 FC040740 Dl8 FC040857 Dl9 FC040830 D20 FC040827 D21 FC0409l5 D22 FC040904 D23 FC04l0l2 D24 FC04102l D25 FC04l043 D26 EC04l358 D27 FC041346 D28 EC04l363 D29 FC04l359 D30 FC04l833 D31 EC041632 D32 EC04l639 D33 FC041636 D34 EC04l790 D35 FC042000 D36 EC041372 D37 FC042050 D38 FC04l736 D39 FC042323 D40 FC042348 D41 FC042913 EOI EC044495

AT364 AOl EC038980

AOl ECo38856 AOI EC038858 AOI EC038897 . AOI EC039044 AOI EC038584 AOI EC038670 AOl EC038764 AOI EC039041 AOI ECo38781 AOI EC038871 AOI EC038941 AOI EC0394il AOI EC039368 AO! EC039319 AOI EC038867 AOI EC039978 AOI EC039735 AOI EC040383 AOI FC039396 AOI FC039678 AOl FC039800/

FC039778 AOI FC039590/

FC039773 AOl FC039732 AOl FC039726 AOl EC040489 AO! FC040748/

FC040843 AOI FC040479

60420300 AA iv-c

(10)

EQUIPMENT TYPE SERIES WITH FCOs COMMENTS

AOl EC04l276

AOl Released

AOl FC039944 AOl FC040112 AOl FC040106 AOl FC039936/

FC040225 AOl FC040205 AOl FC04022l AOl FC040432 AOl EC039947/

FC040364 AOl FC040379 AOl FC039945 AOl FC040607 AOl FC040658 AOl FC040030 AOl FE:040583 AOl FC040589A AOl FC040740 AOl FC040857 AOl FC040830 AOl FC040827 AOl FC0409l5 AOl FC040904 AOl FC041Ol2 AOl FC04102l AOl FC041043 AOl EC04l358 AOl FC04l346 AOl EC041363 AOl FC041359 AOl FC04l833 AOl EC04l632 AOl EC04l639 AOl FC04l636 AOl EC04l790 AOl FC042000 AOl EC04l372 AOl FC042050 AOl FC04l736 AOl FC042323 AOl FC042348 AOl FC0429l3 BOl EC039978 BOl EC039735 BOl EC040383 BOl FC039396 BOl FC039678 . BOl FC039800/

FC039778 BOl FC039590/

FC039773 BOl FC039732 BOl FC039726 BOl EC040489 BOl FC040748/

FC040843 BOl FC040479 BOl EC041276

BOl Released

BOl FC039944 BOl FC040112 BOl FC040106 BOl FC039936/

FC040225 BOl FC040205

iv-d 60420300 AA

(11)

EQUIPMENT TYPE SERIES WITH FCOs COMMENTS

BOI FC040221 BOI FC040432 BOI EC039947/

FC040364 BOI FC040379 BOI FC039945 BOI FC040607 BOI FC040658 BOI FC040030 BOI FC040583 BOI FC040589A BOI FC040740 BOI FC040857 BOI FC040830 BOI FC040827 BOI FC040915 BOI FC040904 BOI FC041012 BOI FC041021 BOI FC041043 BOI EC041358 BOI FC041346 BOI EC041363 BOI FC041359 BOI FC041833 BOI Ec041632 BOI EC041639 BOI FC041636 BOI EC041790 BOI FC042000 BOI EC041372 BOI FC042050 BOI FC041736 BOI FC042323 BOI FC042348 BOI FC042913

AT402 AOI EC040383

AOI EC040489 AOI EC041276

60420300 M iv-e

(12)

PREFACE

This manual contains theory of operation and diagrams for the functional unit portion of the CONTROL

DA!A~AA120-A/B/C/D/E

Central Computer and the AA131-D Central Computer with an AT402-A Upgrade Option installed. Also included is information about the AT364-A/B Central Processor Enhancement which

is

used with the AA120-C/D Central Computer.

Models 740. 750. and 760 are defined as 7XO. Models 865 and 875 are defined as 8XS.

Comparable information on the central processing unit (CPU). central memory control (CHC).

central storage unit (CSU). peripheral processor subsystem (PPS), and extended core storage (ECS) coupler is contained in other manuals. The system publication indexes on the

following pages graphically list the related publications. Befer to the Literature and Distribution Services catalog for the latest revision of each manual.

This manual contains a manual to equipment level correlation sheet. The last line of this sheet indicates the latest equipment level (series code) that the manual covers. All manuals for the central computer indicate the latest series code even if the particular manual is not affected by the field change order.

60420300 Y v

I

(13)

1

1

1

1

1

I I

1

1

SYSTEM PUBLICATION INDEX

I

HARDWARE I I LMAINTENANCE MANUAlSI

MODELS 171·174

I

CENTRAL COMPUTER THEORY 60455060

I

CPU DIAGRAMS 19981800

I

1

CSU DIAGRAMS '9981900 IA/BI. 60454750 ICI

I

PPS DIAGRAMS 19982000 IA/BI. 60454970 (CI

I

CMCIMSTR ClK DIAGRAMS 19982200

I

ECS CPlR DIAGRAMS 19984700

I

CPU WIRE LISTS 19983000 IAI. 60455050 (B/CI

I

I

I

CSU WI R E LISTS 19982400 (AiBI. 60455620 (CI

PPS WIRE LISTS 19982500 (AI. 60454880 IBI

I

CDC CYBER 170 HARDWARE MANUALS

I

MDDEl175

I

1

PPS.CSU THEDRY 60455060

I

1

FCTNl UNITS THEORY.

DGRMS 60420300

I

I

0

I

1

CPU/CMC THEORY. ~ DGRMS 60420310 IAIBICI

60420320 ICI

®

I

ECS CPlR/MSTR ClK THEORV, DGRMS. WL 604288001A/BI.604288101C

I

1

CP WIRE LISTS 60420400 IAIBI 60420410 ICI

I

I

I PPS WIRE liSTS

0

I PPS ~. G)

L-_ _ _ _ _ _ _ _ 6045 _ _ 56T3_0_(_C_1 _ _ _ _ _ _ _ _ .J WIRE 6'o':~;63~HI~FIS 2:

1

I

1

1

1

I I I I I

vi

CMCIMSTR ClK/ECS CPlR WIRE LISTS 19982600 (AI. 60454890 (BI. 60455640 (CI

1

CABLES WIRE LISTS 19982700

I

I I

I

INSTALLATION AND CHECKOUT 19981700 (AI 60420520 (B/CI

I

MAINTENANCE AND PARTS 19981600

ECS SUBSYSTEM

J

I

I

1

I

PPS/ECS CPlR/MSTR ClK WIRE LISTS. CHASSIS 4:

60454810 (CI

I

CABLES WIRE LISTS I 60420200

I

PWR DISTR AND (7\11 WARN SYS

\V

60420700 (AI

I I

REFRIG SYS 60427800

I

o

INST 8< CHECKOUT 60420500(AI 60420510 (B/CI

I

MAl NT 8< PARTS 60420600

60453400 ISUBSYSI. 60404700 IECSI. 60425800 IDDPI. 60440500 (CONTROllER I

I

M-G SET THEORY. MAINTENANCE. ETC 60166800 IEMI. 60420800 (KATOI

I

M·G SET DIAGRAMS 60423100 IEMI. 60419900 (KATOI

I

I

I

1

1

I

I

1

I

I

I

MANUALS SYSTEM

I

CDC CYBER 170 HARDWARE REFERENCE 60420000

I

ECS SUBSYSTEM HARDWARE REFERENCE 60430000

I

I

1 DISPLAY STATION HARDWARE REFERENCEICE 1 62978200 (A/BI 62952600 ICIDIEIFI

I

CDC CYBER 170 COMPUTER SYSTEMS CODES 60420010 1

I

ECl MICROCIRCUITS

I 60417700

I

SITE PREPARATION·GENERAl

J

60275100

I

SITE PREPARATION·MAINFRAME

I

60420100

I

SITE PREPARATION·PERIPHERAL EQUIPMENT

I

60275300

I

ISITE PREPARATION·MONITORING AND POWER DATAl 60451300

N,9l:.ES:

\2J THIS MANUAL CONTAINS All SECTIONS EXCEPT MAINTENANCE. PARTS. AND INSTAllATION AND CHECKOUT.

CD o

4.

® CD

THIS MANUAL CONTAINS All SECTIONS.

THESE MANUALS INCLUDE DATA CHANNEL CONVERTER AND DISPLAY CONTROllER.

lETTERS WITHIN PARENTHESES INDICATE EOUIPMENT TYPE IDENTIFIERS.

WIRE LISTS FOR MODEL C ARE INCLUDED IN PUBLICATION NUMBER 60454810.

PUBLICATION NUMBER 60420310 INCLUDES AA120A/B/C AND AT364·A. PUBLICATION NUMBER 60420320 INCLUDES AAI20C.

AT364-A AND AT374·A.

INCLUDES AT303·C USED WITH AAI20·A/B.

0479

60420300 S

(14)

60420300 Y

ECS CPLR THEORY. DIAGRAMS GF 60456190 PPS ICHAS 21 WIRE LIST

GF 60456140

M-G SET THEORY. MAINTENANCE, ETC 60166800 IEM!, 60420800 IKATOI

M·G SET DIAGRAMS 60423100 IEMI. 60419900 IKATOI

SYSTEM PUBLICATION INDEX

CDC CYBER 170 HARDWARE REFERENCE GF 60456100

ECS SUBSYSTEM HARDWARE REFERENCE GF 60430000

DISPLAY STATION HARDWARE REFERENCE/CE GF 62952600

CDC CYBER 170 COMPUTER SYSTEMS CODES 60456920

ECL MICROCIRCUITS GF 60417700 SITE PREPARATION-GENERAL

GF 60275100 SITE PREPARATION-MAINFRAME

GF 60456890

SITE PREPARATION-PERIPHERAL EQUIPMENT GF 60275300

SITE PREPARATION-MONITORING AND POWER DATA GF 60451300

IF AT402·A IS INSTALLED, USE PUBLICATION GF 60456250

PUBLICATIONS 60455990 AND 60458590 ARE USED ONLY WHEN THE ENHANCED BUSY MODE OPTION 40011·10 IS NOT INSTALLED.

PUBLICATIONS 60458600, 60458590, AND 60458580 APPLY TO ESM II ONLY.

11820

vii

(15)

• viii

SYSTEM PUBLICATI0N INDEX

PPS THE0RY. DIAGRAMS 60458790

FUNCTI0NAL UNITS THE0RY. DIAGRAMS 60420300

CPU/CMC/5MU Tf£~RY. DIAGRAMS 60458220

PPS (CHAS 2) WIRE LIST GF 60455760

CP/PPS/COO REFRIGERATI~ SYSTEM 604278JO

INSTALLA~ At{) CI£CKmJT 60458690

MAINTENANCE •. PARTS 60458260

ECS OOBSYSTEU GF 60404700 (ECS). GF 60425800 (OOP).

GF 60440500 (CIIINTR~LER)

M-G SET Tl6IRY. MAINTENANCE. DIAGRAMS. ETC 60454720 (40 KVA). 60455810 (80 KVA)

CDC CYBER 170 HARDWARE REFERENCE 60458920

ECS SUBSYSTEM HARDWARE REFERENCE GF 6043OOJO

DISPLAY STATWN HARDWARE REFERENCE/CE GF 62952600

CDC CYBER 170 CIIIMPUTER SYSTEMS ClllDES 60456920

ECL MICR~CIRctJITS GF 60417700

SITE PREPARA~-GENERAL GF 60275100

SITE PREPARATI~-MAINFRAME 60458530

SITE PREPARATWt-PERIPf£RAL EOUIPNENT GF 60275=

SITE PREPARATIl1JN-~T0RING At.!) PI!lWER DATA GF 60451=

~S:

CD

PUBLICA~ 60455990 IS USED

~L Y WHEN THE ENHANCED BUSY WOE 1IlP~ 40011-10 IS ~ INSTALLED.

, ....

IWWDI

60420300 AA

(16)

4 • THEORY OF OPERATION

(included in section 5)

5. DIAGRAMS

Part 1. Introduction Part 2. Boolean Unit

Primary Block Diagram (BOOL 1.0) Secondary Block Diagram (BOOL 2.0) Detailed-Modules Diagram (BOOL 3.0) Logic Diagrams

4KK7 4KL7 4KN7

Timing Diagram, Boolean Instruction Part 3. Shift Unit

Primary Block Diagram (SHIFT 1.0) Secondary Block Diagram (SHIFT 2.0) Detailed-Modules Diagram (SHIFT 3.0) Logic Diagrams

3K07 4KP7 4KQ7 4KWl

Timing Diagram, Shift Instruction Troubleshooting Chart, Shift Unit Part 4. Normalize Unit

Primary Block Diagram (NORM 1.0) Secondary Block Diagram (NORM 2.0) Detailed-Modules Diagram (NORM 3.0) Logic Diagrams

4EA7 4EB7 4EC7 4ED7 4EE7 4EF7 4EG7 4EH7

Timing Diagram, Normalize Instruction

60420300 Y

CONTENTS

5-2-1 5-2-3 5-2-5 5-2-7 5-2-9 5-2-11 5-2-15

5-3-1 5-3-3 5-3-5 5-3-7 5-3-9 5-3-11 5-3-13 5-3-15 5-3-17

5-4-1 5-4-3 5-4-5 5-4-7 5-4-9 5-4-11 5-4-13 5-4-15 5-4-17 5-4-19 5-4-21 5-4-23

Part 5. Floating Add Unit Primary Block Diagram (FAD 1.0) Secondary Block Diagram (FAD 2.0) Detailed-Modules Diagrams

Input, Special Case Test:

Shift Count Determination; Coeffi- cient Output Selection Control Exponent Selection (FAD 3.0) Coefficient Selection, Shift (FAD 3.1) Adder; Coefficient Output Selection,

Coefficient Overflow Detection;

Exponent Output Control; Output (FAD 3.2)

Logic Diagrams 4FA7 4FB7 4FC7 4FD7 3FE7 4FF7 4FG7 3FH7 4FI7 4FJ7 4FK7 4FL7

3FM7

4FN7 4F07

Timing Diagram, Floating Add Instruction

Part 6. Long Add Unit

Primary Block Diagram (LG ADD 1.0) Secondary Block Diagram (LG ADD 2.0) Detailed-Modules Diagram (LGADD 3.0) Logic Diagrams

4KC7 4KD7

Timing Diagram, Long Add Instruction Part 7. Multiply Unit

Primary Block Diagram (MOLT 1.0) Secondary Block Diagram (MOLT 2.0) Detailed-Modules Diagrams

Logical Product

0

Matrix Junctions and First Level Add (MOLT 3.0)

5-5-1 5-5-3

5-5-5 5-5-7

5-5-9 5-5-11 5-5-13 5-5-15 5-5-17 5-5-19 5-5"'21 5-5-23 5-5-25 5-5-27 5-5-29 5-5-31 5-5-33 5-5-35 5-5-37 5-5-39 5-5-41

5-6-1 5-6-3 5-6-5 5-6-7 5-6-9 5-6-11

5-7-1 5-7-3 5-7-5

ix •

(17)

Second Level Add (MOLT 3.1) Third Level Add (MULT 3.2) Final Add - Lower Half (MULT 3.3) Final Add - Upper Half (MULT 3.4) Exponent and Control (MULT 3.5) Logic Diagrams

3BA7 4GA7 4GB7 4GB7 4GC7 4GC7 4GD7 4GE7 4GF7 4GG7 4GH7 4GI7 4GJ7 4GK7 4GL7

4GM7

4GN7 4G07 4GP7 4CQ7 4GR7 4GS7 4GT7 4GU7 4GV7

4GW7

4GX7 4KR7 4KS7 4KU7 3KV7

Troubleshooting Diagram, Multiply

5-7-7 5-7-9 5-7-11 5-7-13 5-7-15 5-7-17 5-7-19 5-7-21 5-7-23 5-7-25 5-7-27 5-7-29 5-7-31 5-7-33 5-7-35 5-7-37 5-7-39 5-7-41 5-7-43 5-7-45 5-7-47 5-7-49 5-7-51 5-7-53 5-7-55 5-7-57 5-7-59 5-7-61 5-7-63 5-7-65 5-7-67 5-7-69 5-7-71 5-7-73 5-7-75 5-7-77 Unit 24 x 48 Matrix 5-7-79 Timing Diagram, Multiply Instruction 5-7-81 Troubleshooting Chart, Multiply

Coefficient 5-7-83

Part 8. Divide Unit

Primary Block Diagram (DIV 1.0) Secopdary Block Diagrams

Exponent and Control Networks (DIV 2.0)

Coefficient Networks (DIV 2.1) Detailed-Modules Diagrams

Divisor Multiplication Network (DIV 3.1)

Iteration Network (DIV 3.2) Logic Diagrams

4DA7 4DB7

• x

5-8-1 5-8-3 5-8-5 5-8-9 5-8-11 5-8-13 5-8-15

4DC7 4DD7 4DE7 4DF7 4DG7 4DH7 4DI7 4DJ7 4DK7 4DL7 4DM7 4DN7 4D07 3DP7 4DR7 4DS7 4KR7

Timing Diagram, Divide Instruction Part 9. Population Count Unit Primary Block Diagram (POP CT 1.0) Secondary Block Diagram (POP CT 2.0) Detailed-Modules Diagram (POP

CT 3.0) Logic Diagrams

4KA7 4KB7

Timing Diagram, Population Count Instruction

Part 10. Increment Unit Part lOA. Increment Unit Block

Diagrams (Models 175, 740, 750, 760)

5-8-17 5-8-19 5-8-21 5-8-23 5-8-25 5-8-27 5-8-29 5-8-31 5-8-33 5-8-35 5-8-37 5-8-39 5-8-41 5-8-43 5-8-47 5-8-49 5-8-51 5-8-53

5-9-1 5-9-3 5-9-5 5-9-7 5-9-9 5-9-11

Primary Block Diagram (INCR 1.0A) 5-10-1 Secondary Block Diagram (INCR 2.0A) 5-10-3 Detailed-Modules Diagram (INCR 3.0A) 5-10-5 Part lOB. Increment Unit Block

Diagrams (Models 865, 875)

Primary Block Diagram (INCR1.0B) 5-10-7 Secondary Block Diagram (INCR 2.0B) 5-10-9 Detailed Modules Diagram (INCR 3.0B) 5-10-11 Part 10C. Logic and Timing Diagrams

4KE7 4KF7 lKGH (8X5) 4KG7 (175, 7XO) 4KH7

Logic Diagrams 1KIH (8X5)

5-10-13 5-10-15 5-10-17 5-10-19 5-10-21 5-10-23

60420300 Y

(18)

5-1 5-2 5-3

41(17 (175, 7XO)

IKJH (8X5)

3KJ7 (175, 7XO) 4KK7 (175, 7XO)

Key to Diagram Symbols Key to Logic Symbols

System Block Diagram, Model 175 5-4 System Block Diagrams, Hodels

740, 750, 760

5-5 System Block Diagram, Models 865, 875

5-1 Modu1e-to-Diagrams Cross- References

60420300 Y

5-10-25 5-10-27 5-10-29 5-10-31

Timing Diagram, Increment Instruc-

tion (175,7XO) 5-10-33

Timing Diagram, Increment Instruc-

tion (8X5) 5-10-35

FIGURES

5-1-6 5-6 Interface Diagram, Central

5-1-7 Processor, Model 175 5-1-11

5-1-8 5-7 Interface Diagram, Central Processor, Models 740, 750,

5-1-9 760 5-1-12

5-8 Interface Diagram, Status/

5-1-10 Control Register, Model 175 5-1-13

TABLE

5-1-4

xi 0

(19)

SECTION 1 GENERAL DESCRIPTION

SECTION 2 OPERATION

(Information for sections 1 and 2 is contained in the CDC CYBER 170 Hardware Reference Manual.)

SECTION 3

INSTALLATION AND CHECKOUT

(Information for section 3 is contained in the CDC CYBER 170 Installation and Checkout Manual.)

SECTION 4 THEORY OF OPERATION

(Information fo= section 4 is combined with the diagrams

in section 5 of this manual.)

(20)

TABLE OF CONTENTS (Continued)

Logic Diagr ams 3BA7 • • • • • 4GA7

4GB7 • • • • • 4GB7

4GC7 •

4GC7 • • • • • • 4GD7 •

4GE7 • 4GF7 •

4GG7 • • • • • 4GH7

4GI7 • • • • • 4GJ7

4GK7 • 4GL7 •

4GM7 • • • • • 4GN7

4G07 • 4GP7 • 4CQ7 • .

4GR7 • • • • . 4GS7 • . • • • 4GT7 •

4GU7 • 4GV7 4GW7 • •

• 5-7-17 . . • • . . . • . • 5-7-19

• • • • • 5-7-21

• 5-7-23

• • • • • • 5-7-25

• • • • • • 5-7-27

• 5-7-29

• 5-7-31

• 5-7 -33

• 5-7-35

• • • • • • 5-7-37 . . . 5-7-39

• • • • • • 5-7-41

• 5-7-43

• 5-7-45

• 5-7-47

• 5-7-49

• 5-7-51

• 5-7-53

• • • • • • 5-7-55

• 5-7-57

• 5-7-59

• 5-7-61

• 5-7 -63

• 5-7-65

• 5-7-67

4GX7 • • • • • • 5-7-69

4KR7 • • • • • • • • • • • • 5-7-71

4KS7 • 5-7-73

4KU7 • . • • • • • . • • • • • 5-7 -75

3KV7 • • • ... • • • • • • • • • • • • 5-7-77 Troubleshooting Diagram, Multiply Unit

24 x 48 Matrix • . • • • • • • • • • • 5-7-79 Timing Diagram, Multiply Instruction • • • • 5-7-81 Troubleshooting Chart, Multiply Coefficient. 5-7-83

Part 8. Divide Unit

Primary Block Diagram (DIV 1.0) • • • • Secondary Block Diagrams

5-8-1 Exponent and Control Networks (DIV 2.0). 5-8-3 Coefficient Networks (DIV 2.1) • • 5-8-5 Detailed-l-1odules Diagr ams

Exponent, Output, and Control (DIV 3.0). 5-8-7 Divisor Multiplication Network (DIV 3.1) 5-8-9 Iteration Network (DIV 3.2). . • 5-8-11 Logic Diagrams

4DA7 4DB7 •

4DC7 • • • • • • •

5-8-13

• 5-8-15

• 5-8-17 4DD7 • • • • • • • • • • • • • • 5-8-19

• • • • • 5-8-21 4DE7 • • • • •

4DF7 • • • • 4DG7 • • • • 4DH7

604203008

• 5-8-23

• • • • • 5-8-25

• • • • • • • 5-8-27

Fiche/Grid 58B2 58B4 58BIO 58B14 58C2 58C6 58CIO 58C12 5802 58D4 5806 58D8 58DIO 58D12 58D14 58E2 58E6 58E8 58EIO 58E12 58F2 58F4 58F6 58F8 58FIO 58F12 58F14 58G2 58G4 58G8 58G12 58G14 58H2 58H4

59B4 59C2 59C4 59D2 59E2 59F2 60B2 60B6 -60B8 60B12 60C2 60C6 60C8 60CIO

... --.

I C3 I

1_- ...

xi

(21)

Tf\I3LB OF CON'rEN'rS (Continued)

4D17 • • • • • 5-8-29

4 OJ7 • • • • • • • • • • • 5-8-31 4DK7 • • • • •

4DL7 • 4DM7 • 4DN7

4007 • • • • • • • • 3DP7 • • • • •

• 5-8-33

• 5-8-35 5-8-37 5-8-39

• 5-8 -41

• 5-8-43 3DQ7 •

4DR7

4DS7 • • • • • •

• 5-8-45

• • • • • 5-8-47 5-8-49 4KR7 • • • • • •.• • • • • • •

Timing Diagram, Divide Instruction.

• 5-8-51

• • • • 5-8-53 Part 9. Population Count unit

Primary Block Diagram (POP CT 1. 0) • • • • Secondary Block Diagram (POP CT 2.0) • • Detailed-Modules Diagram (POP CT 3.0).

Logic Diagrams

• 5-9-1 5-9-3

• 5-9-5 4KA7 • • • • • • . • • • . . • . • . 5-9-7 4KB7 • • • • • • • • • • • • • • • • 5-9-9 Timing Diagram, Population Count Instruction 5-9-11 Part 10. Increment Un t

Primary Block Diagram (INCR 1. 0) ·

Secondary Block Diagram (INCR 2.0) · ·

Detailed-Module Diagram (INCR 3.0) Logic Diagrams

4KE7 · · · · · · ·

4KF7 · · ·

4KG7 · · · · · · · · ·

4KH7 · · · · · · · ·

4KI7

3KJ7 · · · · · · ·

4KK7 · · · · · · · · · · · · ·

Timing Diagram, Increment Instruction.

5-1 5-2

FIGURES

Key to Diagram Symbols • Key to Logic Symbols •

TABLE

· 5-10-1

· · · · 5-10-3 5-10-5

· · · 5-10-7

· · · 5-10-9

· · · 5-10-13 5-10-11

· 5-10-15

· · 5-10-17 5-10-19

· 5-10-21

• 5-1-6

• 5-1-7

Fiche/Grid 60C12 60C14 6002 6004 6006 6008 60010 60D12 60E2 60E6 60E8 60ElO 60E12

610B4 6l0BlO 6l0C2 6l0D2 610D6 610DlO

6l0E4 6l0ElO 6l0D2 610G2 6l0G4 6l0G6 6l0G8 6l0G10 6l0H2 610H5 610H8

52D12 52D14

r-- ..

I C4 I

_

__ 1

5-1 Module-to-Diagrams Cross-References • • 5-1-4 52D8

xii 604203008

(22)

SECTION 1

GENERAL DESCRIPTION

SECTION 2 OPERATION

(Information for sections 1 and 2 is contained in the CDC CYBER 170 Hardware Reference Manual, publication number 60420000.)

SECTION 3

INSTALLATION AND CHECKOUT

(Information for section 3 is contained .in the CDC CYBER 170 Model 175 Installation and Checkout

Manual, publication number 60420500.)

SECTION 4

THEORY OF OPERATION

(Information for section 4 is combined with the diagrams in section 5 of this manual.)

r---.

I C5 I

1.--.1

(23)

SECTION 5

DIAGRAMS

r-IE'iI'"

I 01 I

1 ... _ .. 1

(24)

PART 1

INTRODUCTION

(25)

INTRODUCTION

GLOSSARY

The glossary is a list of terms, mnemonics, and abbreviations used on the diagrams.

MODULE-TO-DIAGRAMS CROSS-REFERENCES

GENERAL

Table 5-1 provides a list of functional unit module types along with the following information on each type.

Quantity Number of modules of this type located on the mainframe Location All physical locations at which this module type can be found

Diagram Secondary block and detailed-modu1es diagrams on which this module type is depicted.

USES

Table 5-1 can be used to locate a particular module logic diagram in the manual without knowing the functional entity to which it pertains. Another use is to determine the availability and the location of a substitute module during maintenance. The table also helps to locate all modules of the same type without having to scan all module placement diagrams.

KEY TO SYMBOLS (Figures 5-1 and 5-2)

The number of unfamiliar .symbols on the block and detailed-modules diagrams has been kept to a minimum. The symbology has been chosen because it simplifies or clarifies and is

therefore essential to the use and understanding of the diagrams. Time spent familiarizing oneself with these conventions is not wasted. Note particularly that the

AND

and OR symbols define functions, not gates. In some cases, hardware constraints caused the use of

AND

gates to perform OR functions. Therefore, the block and detailed-modules diagrams depict the OR function, not the

AND

hardware.

60420300 V 5-1-1

(26)

SYSTEM BLOCK AND INTERFACE DIAGRAMS

The system block diagrams (figures 5-3, 5-4, 5-5) provide a comprehensive view of the central computer.

In

addition to aiding one's understanding of the system, it relates physical to electrical data (for example, multiply functional unit located on chassis 7) and defines the boundaries of the central processor diagrams

in

the various parts of this section.

The CP interface diagrams (figures 5-6, 5-7) depict all data and control paths between the functional entities. Also. this diagram includes all paths between the CP and the other portions of the central computer which are covered in other manuals.

The status and control register interface diagram (figure 5-8) includes all status/control paths in the central computer.

DIAGRAMS

Within each functional entity, the diagrams are arranged in the following order: primary, secondary, detailed-modules, and module logic. The diagrams are intended to ease the trainee gradually but quickly into the central processor or to allow the initiated to choose from four levels of drawings for maintenance assistance or memory jogging. The primary block diagram shows the basic relationship between the various logical components

(registers, adders, and so on) comprising the functional entity. The next, more detailed level is the secondary block diagram. It depicts the physical building blocks (modules) and shows the data and control paths between them. The third and most explicit level is the detailed-modules diagram. This level is similar to the secondary level except that it also features a simplified block diagram of each unique module. From this level, the user must proceed to the module logic diagrams only for test point and connector information.

However, when it is necessary to do so, the user arrives at the module logic diagram already familiar with its contents. Supplemental timing and troubleshooting information are

provided at the end of each part of this section.

A test point chart is provided with each detailed-modules diagram. These charts list test points associated with signals and registers. Translator test points are not listed. An asterisk adjacent to the module type indicates that additional test points are available but not listed. Unless otherwise specified, all test points display the complement of the data indicated in the charts.

Maintenance personnel may find it helpful to repOSition the pages in this section so the diagrams are not separated by theory of operation pages. Although the present .arrangement is best for training purposes, contiguous diagrams may be easier to use during maintenance.

MODUIE PLACEMENT DIAGRAMS

The module placement diagrams for all

CP

chassis

(5, 6,

and

7)

are included in the

CPU/CMC

manual.

5-1-2 60420300 Y

(27)

TABLE 5-1. MODULE-TO-DIAGRAMS CROSS-REFERENCES (Cant'd)

Module Module

Type Quantity Location. Diagram Type Quantity Location Diagram

4KA7 3 6B06-08 POP CT 2.0, 3.0

4KB7 1 6C06 POP CT 2.0, 3.0

4KC7 5 6B01-05 LG ADD 2.0, 3.0 ,

4KD7 5 6COI-{)5 LG ADD 2.0, 3.0

4KE7 4 6K09-I2 INCR 2.0, 3.0

4KF7 1 6K13 INCR 2.0, 3.0

4KG7 2 6KI4-I5 INCR 2.0, 3.0

tIKGH 2 6KI4-I5 INCR 2.0, 3.0

4KH7 1 6K16 INCR 2.0, 3.0

4K17 2 6L14-15 INCR 2.0, 3.0

tiRIlI 2 5KOI-02 INCR 2.0, 3.0

3KJ7 1 6L16 INCR 2.0, 3.0

tlKJH 1 5K03 INCR 2.0, 3.0

4KK7 7

6L12 INCR 2.0, 3.0;

6C07-11 BOOL 2.0, 3.0

4KL7 3 6C12-14 BOOL 2.0, 3.0

4KM7 1 6CI5 BOOL 2.0, 3.0

4KN7 1 6CI6 BOOL 2.0, 3.0

lK07 1 6EI0 SHIFT 2.0, 3.0

4KP7 10 6A07-I6 SHIFT 2.0, 3.0

4KQ7 4 6B09-12 SHIFT 2.0, 3.0

4KR7 2 7P02 DIV 2.0, 3.0

7F16 MUtT 2.0, 3.5

4KS7 1 7G16 MULT 2.0, 3.5

4KU7 1 7H15 MULT 2.0, 3.5

31r&7 1 7H14 MULT 2.0, 3.5

4KW7 4 6B13-16 SHIFT 2.0, 3.0

tHodel 865/875 only.

(28)

o

0) ,.j:>.

I:\:)

o

w

o o

OR FUNCTION AND FUNCTION AN~ NOT FUNCTION COMPLEMENTER

CD

®

@

THESE SYMBOLS DENJTE THE ~ BEING PERFORMED REGARDLESS OF THE TYPE OF GATE BEING USED IN THE lOGIC CIRCUIT. THUS,THE AND FUNCTION IS ENABLED BY COINCIDENT INPUTS AND THE OR FUNCTION IS SATISFIED BY THE: PRESENCE OF EITHER INPUT.

MODULE ENCLOSURE MODULE TYPE DESIGNATOR

MODULE LOCATION - ENCLOSURES WITH THE SAME TYPE DESIGNATOR IlND THE SAME LOCATION CONTAIN DIFFERENT PARTS <)F THE SAME MODULE.

DESCRIPTION OF MODULE FUNCTION (OPTIONAL)

4 SETS 9 SIGNALS

-Mr

DENOTES NUMBER OF UNIQUE BITS OR SIGNALS

I

LOGICAL o f - - INPUT IS FORCED "0"

I

LOGICAL I f - - INPUT IS FORCED ","

----l

TERMN

I

OUTPUT IS TERMINATED

I

I

I I I I I I I I I

I I I I I I I I ---~

REFERENCES

A REFERENCE IS Loc.nEO AT THE BEGINNING OR END OF ANY LEAD THAT HAS ITS ORIGIN OR DESTINATION ON A MODULE NOT READilY ACCESSIBLE TO THE LEAD.

MOST REFERENCES AUE MADE TO OTHER SHEETS WITHIN THE UNIT OR TO SHEETS IN OTHER UNITS, BUT A REFERENCE MAY BE TO ANOTHER POINT ON THE SAllE SHEET.

A REFERENCE CONSI STS OF THE FOLLOWING INFORMATION.

~ r,

®--CPU 22A ---®

CAl SHEET NUfABER - A :>HEET NUMBER CONSISTS OF THE FOLLOWING PARTS:

CD

UNIT ABBREVIATION

®

FIGURE NUMBER - FIGURES ARE NUMBERED SEQUENTIALLY: I. X FOR THE PRIMARY BLOCK [IIAGRAM, 2. X FOR THE SECONDARY BLOCK DIAGRAM, AND 3 X FOR THE O~TAILED-MODULES DIAGRAM.

@ ORAWING NUMBEFI - DRAWINGS ARE NUMBERED SEQUENTIALLY WITHIN THE FIGURE, BEGINNING WITH ZERO

® LOCATION - QUADRANT OF REFERENCED SHEET TO FURTHER AID IN LOCATING THE REFERENCED POINT QUADRANTS ARE IDENTIFIED AS SHOWN

A I B I

: I

,---.1

: 0 :

MASTER CLEAR I

GATE INPUT

BITS 0-11 12

CLEAR BITS 4-11 BITS O-II-®--<

ENTER DATA

MASTER CLEAR

.

3WT7! 6C06 BITS

! 6C05

~ 6C04 81TS

3JR7! 6B06 81TS

! 6B05

~6B04 BITS

1

3RA7 7011 BITS

! ! 7010

~ 7009 BITS 8-11 4-7 0-3

8-11 4-7 0-3

B II 4-7 0-3

STACKED MODULES I/O CONVENTIONS

{

A SOLDER - POINT CONNECTION TO A BRACKET DENOTES THAT ALL OF THE BITS OR SIGNALS ON THE LEAD ARE INPUTS TO ALL MODULES ADJACENT TO THE BRACKET;

I.E .• PARALLEL INPUTS.

BITS 0-11 12

THIS TYPE OF CONNECTION ON AN INPUT BRACKET DENOTES THAT THE BITS OR SIGNALS ON THE LEAO ARE DISTRIBUTED AMONG THE MODULES ADJACENT TO THE BRACKET THE SPECIFIC INPUTS TO EACH MODULE IN THE STACK ARE IDENTIFIED WITHIN THE MODULE. THIS TYPE OF CONNECTION ON AN OUTPUT BRACKET DENOTES THAT ALL THE OUTPUTS FROM THE INCLUDED MOOULES MERGE IN TO ONE LEAD THE MERGING BITS OR SIGNALS ARE IDENTIFIED BY THE SIGNAL NAME ON THE LEAD.

ANY NUMBER OF CONNECTIONS OF EITHER TYPE MAY BE MADE TO THE SAME BRACKET.

BRACKETS ARE NESTED WHEN CONNECTIONS TO ALL MODULES IN THE STACK ARE NOT IDENTICAL.

BRACKETS ALONG TOP OR BOTTOM OF STACK ARE EQUIVALENT TO BRACKETS ADJACENT TO ALL MODULES IN STACK

INDIVIDUAL INPUTS OR OUTPUTS· (NOT BRACKETED) WAY ENTER OR LEAVE INDIVIDUAL MODULES IN STACK THROUGH BRACKET.

Figure 5-1. Key to Diagram Symbols

(29)

0>

o tI'>

N o

W o o

LOGIC LEVELS

CURRE,,", SWITCH EMITTER FOUOW[R DRIVEN 'i RfFERENCE KEY TO LOGIC SYMBOLS

{

IN -0.8 V TRANSlST~

'..i

~ TR:NSISTOR OUT -1.6 V - [ } - - { ] - - {

IN -1,6 V

LOGICAL t LOGICAL I

OUT -08'11

{ IN -08 V {IN 0.0 V lOGiCAl 0 LOGICAL 0

OUT 0.0 V OUT -08 V

CURRENT SWITCH

PROVIOES COMPL£MENTARY OUTPUTS FALSE FROM DRIVEN XSfR

TRUE FRO'" REf lISTR

EMITTER FOLLOWER SHIfTS VOLTAGE LEVEL 0' CURRENT SWITCH OUTPUT TO VOLTAGE LEVEL RtOUIREO FOR CURRENT SW ITCH INPUT - NO INVERStON,

SET _ INPUTS

j

DATA

CLEAR _ INPUT

AND CIRCUITS

DATA

CLOCK HOLDING BIT REGISTER

2-INPUT £XCLUSIV[ OR

OR CIRCUIT

lHPUT~ OUTPUT

CLOCk

r

~ CLEAR-ENTER BIT REGISTER

(FLIP-FLOP)

TEST POINTS -DENOTED 8Y 2-'DIGIT NUMBER 1NS10£ CURRENT swiTCH (SEE FFI THE FIRST DIGIT IS THE MODULE BOARD NUMBER, IT IS FOLLOWED By THE TEST POINT NUMBEfi:. THE TEST POINT VOLTAGE IS NORMALLY THE COMPLEMENT OF THE SIGNAL IT IS INTENOEO TO INDICATE. IN THIS CASE, IT IS THE OPPOSITE OF THE F' OUTPUT.

EVEN 000 (AOD'L EVEN (

INPUT }AND ODD FF"S)-aJTPUT

CLOCK ~ CLOCK ~

CLOCk CLOCk

TIMING CHAIN

EACH EVEN FF IS SET IN THE fiRST CLOCk PERIOD FOLLOWING THE ARRIVAL OF ITS INPUT AND IS CLEARED IN THE CLOCK PERIOD IMMEDIATELY FOLLOWINO THE L.OSS OF INPUT. THE ODD FF IS SET AND CLEARED ONE CLOCK PULSE 1&75±025NSJ LATERTHA'" THE EVEN H A ONE CLOCI< PERIOD DELAY RESULTS BETWEEN Tttf OUTPUTS OF CONSECUTIVE EVEN n's

;: +8

A~A"A.

2-INPUT EQUIVALENCE

>2lNPurs ONE OF THE TWO GAT[S(NOT 80TH) MUST BE ENABLED TO GET AN OUTPUT.

,. 2 INPuTS 90TH GATES MUST BE ENABLEO OR eOTH MUST BE DISABLED TO GfT AN OUTPUT

O:A+B+C E=A+B+C

;;:+8

COLLECTOR LOGIC

AW'

B A~A+jj

C -.-

-0---0--.

o ::;Ai e"'c

E"- A+tl +C CIRCUITS

A STACI{'S OUTPUT IS A LOGICAL ONE WHEN ANY OF ITS INPUTS IS A LOGICAL ZERO.

TWISTED PAIR RECEIVER TWISTED PAIR DRIVER

SIG"''''L N ... E ON MODULI[ SCHlIIIATIC REFERS TO CONDITION ON TOP PIN.

WHEN AN INPUT IS LEFT OPEN, OUTPUT IS A LOGICAL ZERO {-O IVI

_ 5 2

,.

r-

'--

PIN PAIR

DATA TRANSMISSION RATE IS 75INCHES/NSEC.

CONNECTIONS anWEEN MOOULU ARt: MADE VIA PIN PAIRS. THERE ARE' PER BoARD, Ii4 PER MOOULl. THE FIRST DIGIT OF THE PIN PAIR NUMI!R IS THE IDARD NUMBER, THE SECOND IS THE CONNECTOR ON THAT 10ARD.

1/0 LINE DRIVER

AI~SUM I'

-tt-t1

CI

-t1-4:1 "-/

1/0 L IHE RECE IVER

liTHER OR 10TH OUTPUTS Of tHE CURRENT SWITCH MAY It USED.

CI

AI

w' ., w·

CI

{Si'

AI

=m3

11 CI A' Bt

CI A I II C I

• •

~~.u. ~~C'OOT

~

c,

+..

: SUM 0 CARRY

B , , II

C

3 - INPUT ADDERS

Figure 5-2. Key to Logic Symbols

(30)

VI

....

I 00 I

PERIII'HUAL EQUIPMENT

DISPLAY CONIOLl

r---~

I CENTRAL PROCESSOR (CP)

I

I

I I I

I

I

I

L ____________ _

----,

~I E;TENOED

70RE

SrORA;;E" -..,

I

(ECS I SUBSYSTEM Q) :

I I

I I

I

L _______ ,

I I

I I

I I

I I

I I

I

I

I I

I I

I @

I

I I

L____________ _ __

~

I I I I I

L_ ---~

rcENTRAL--~' MEMORY (eM)

I

CEnTRAL STORAGE ,,"IT

(csul

(eHAS ~}

I I I I I

CENTRAL I

ST~:,~GE I

I csu} I

leHAS II I L ______ .J

NOT£9:

Q) (!)

OPTIONAL IQU''''UNT.

BAIIIC CENTRAL MEMORY CONTAINS 6',S58 60-BIT WORDS. eM IS EXPANDA8l1 TO ",l04, 131,072, "1,s08, AND 212,144 10 - BIT WORDS.

<.!> LOCATIO I!XTfRNAl TO CINTRAL COMPUTU lllA,IN'''A'''.

.OOO-TYP! { PI.IUPHIIlAL EQUIPMENT

} 'OOO-TYPE PERIPHERAL EQUIPMENT

L ___________ ...l

Figure 5-3. System Block Diagram, Model 175

(31)

c

B

A

PERIPHERAL EQUIPMENT

DISPLAY CONSOLE

4 3 2

,---, I

CENTRAL PROCESSOR (CP)

I I

I

FLOATING

I

LONG

I

POP

I

I

BOOLEAN

I I

SHIFT

I

NORMALIZE

I

ADD ADD MULTIPLY

I

DIVIDE COUNT

I

INCREMENT

I

(CHAS 61 (CHAS 6 I (CHAS 71 (CHAS SJ (CHAS 61 (CHAS 71 (CHAS 71 (CHAS 6 I (CHAS 61

I 1

'0-'7' 20 -23~ 24,25

1

30-55 36,37

140

-42

144,

45 J47 SO-77

I

26,27 INSTR 43 INSTR IN5TR IN5TR IN5TR INSTR IN5TR IN5TR IN5TA

I I

I

CENTRAL PROCESSING UNIT (CPUI

I

I

(CHAS 5, 61

L _____________

-- ---,

rE;TENDED

70RE

S;:ORA~ - - ,

I

(ECS) SUBSYSTEM <D

I I

CENTRAL I - - -

I

ECS <D

I

MEMORY

I

COUPLER I CONTROL

I

(CHAS 41

I

(CHAS (CIICI 5,61 I--

L ____

---, I L_

I-

---- --- ---I

I

ECS ECS

I

BANKS CONTROLLER

® ®

I

I I I

DISTRIBUTIVE

I

DATA PATH

I

®

I

L ____________

--- _..J

I(c~~

j - - - -:---,

PERIPHERAL

--7-

PROCESSOR DISPLAY

I

SUBSYSTEM (PPS-OI

CONTROLLER~J

iCENTRAL- -

®'

MEMORY (CM) :

CENTRAL

I

STORAGE UNIT

I

(CSUI

I

(CHAS 31

I I

CENTRAL

I

STORAGE UNIT

I I

(CSU I

(CHAS II

I

L ______ ...J

flc;:;Asl~

- - - - --l

~

PERIPHERAL

I

I PROCESSOR

I

I SUBSYSTEM

I (PPS-IJ DATA

I

<D CONVERTER CHANNEL

NOTES:

<D

®

®

OPTIONAL EQUIPME NT.

BASIC CENTRAL MEM ORY CONTAINS S. CM 65,536 60-BIT WORD IS EXPANDABLE TO 131,072, 196,608, AND 60 - BIT WORDS.

LOCATED EXTERNAL COMPUTER MAINFRA

98.304, 262,144 TO CENTRAL ME.

PERIPHERAL EQUIPMENT

sOOO-TYPE { PERIPHERAL EQUIPMENT

-H

CONVERTER CHANNEL DATA

I ~

DATA

I

CHANNEL

CONVERTER

I I

I

<D

I

I } ""-N~

I

PERIPHERAL

I

EQUIPMENT

I

DATA

I

CHANNEL

I

I

CONVERTER <D

I

L ___________ .J

4 3

I I

L ____________ ...J

SYSTEM BLOCK DIAGRAM CENTRAL COMPUTER

,..---.

I E 1 E2 I

"""_mil'"

o

c

B

A

(32)

r---~--- ---, CENTRAL ,PROCESSOR (CP) I

10-17, 26,27 INSTR

CHANNELS 0-13,16, 20-33, 36 8

STATUS AND CONTROL

ROTR I (SeR 11

STATUS AND CONTROL

RGTR 0 (SCR 0)

24,25 INSTR

DISPLAY CONSOLE

DISPLAY CONTROLLER r~---_ (OSC)

NOTES

,~ OPTIO~AL EQUIPMENT

ill BASIC CSU IS 131K OF 68 BIT WORDS (8 SECDED BITS 1 EXPMJDABLE TO 196K AND 262K

&

LOCATED EXTERNAL TO MAINFRAME

&

OPTIONt,L IN INCREMENTS OF 4 PP (20 23),:3 PP (24-213), 3 PP(27,30,:311.

ill WITH IO-PP CONFIGURATION, CHANNELS 0-7,10-13 AND 16 ARE PRESENT. WITH FIRST PP INCREMENT INSTALLED,CHANNELS 20-27,30-33,AIIIO 36 ARE ALSO PAESENT.

r---

:

i~H~iH~~~~E

,..---..

I

I

I I

L _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ J

30- 35 INSTR

31ii,31 INSTR

CENTRAL PROCESSING UNIT (CPU)

(CHASSIS 561

DATA BUS

DATA aus

REAL TIME CLOCI<

(RTC I

lNT CHAN 14

40-42 INSTR

44,45 INSTR

PERIPHERAL PROCESSOR {PPS O}

PERIPHERAL PROCESSOR SUBSYSTEM 1

(PPS 11

47 INSTR

-,

I CENTRAL MEMORY CONTROL (CMC}

S 56) L _ _ _ _ _ _ _ I

CENTRAL MEMORY

ill

CENTRAL STORAGE u"lIT I CSU)

Références

Documents relatifs

In particular, Mason [14] established a strong invariance theorem for the tail empirical process, Cs¨ org˝ o and Mason [2] utilized tail empirical process results to study

We deal with a variance estimator based on invariance principle for the so-called hybrids of empirical and partial sums processes defined as in (1), as well as in the study on

Following the Euclid algorithm and repeatedly applying these results, one can then obtain bounds and asymptotic formulae for these sums in terms of the continued fraction expansion

In this survey, we present several explicit results and discuss some problems concerning the pseudo- distributions of various functionals of the pseudo-process X: the first or

and Lachal, A.: Joint distribution of the process and its sojourn time in a half- line for pseudo-processes governed by higher-order heat-type equations..

The Landau–Selberg–Delange method gives an asymptotic formula for the partial sums of a multiplicative function f whose prime values are α on average.. In the literature, the average

In this context it is shown that the partial Bergman kernel has an asymptotic expansion, having rapid decay of order p −∞ (see §2.1 for this notation) in a neighborhood U (Σ) of Σ,

or the Beam equation, the condition for the k-summability or the Borel summability was obtained by Miyake [Miy] and the integral representation of the Borel sum was