• Aucun résultat trouvé

HEWLETT-PACKARD COo );.

N/A
N/A
Protected

Academic year: 2022

Partager "HEWLETT-PACKARD COo );. "

Copied!
4
0
0

Texte intégral

(1)

h k 't"h H hh I 'ri. 4 rib b " \ ' \ ' .... I J ! ' I I i " t "

(

HEWLETT-PACKARD COo );.

NOTE: This page provi'des a running history of changes for a mUlti-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before- and-after numbers (within reason; use judgement, and use

"extensive" 'revision note if loss of past history ·is tolerable) or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enc losed in a circ Ie, triangle, or other attention-getting outli,ne) .

Ltr REVISIONS DATE INITIALS

A

as is!?ued It! ~.2 /-b- ,J\]~'J

Mod .. 1 No. qR 'lhRA J Stock No.

Title Schematic

De$crlption Date 6-1-85

By ,T; m :n. yn ~ ; c:'"l Sheet No. 1 of 4

Supenede$ Drawing No. 1\-98568-66501-'4 .

9320-3246 (6/75)

WW_GWDL&&JLmiuiUliLimHMIdM'U@UM"M,mQrfi,m,\(f.'ii¥FlI/1 1M; ;n, ; n T 4 ¥ ,W##4 «4$4 5, t4IJ.liMSh&&!IDJQM r;;4.n " 14 4 ;;p; 4 ' 44¢ ,#\, J 4P\¥l¥1¥"'!M'NiW"

(2)

L£D-

i

/VorE: SG£

f/LSO

CONN£cr LIST.

A...oVED . DATE

HLMP-I'S'[,.?>

1110

-~<l '!J S'

db<g3 - ~z..15 I<.I} Z.

. 'S', ~FCI'XO

.

l'TEM 1-=-1---MA~TER-IA-&..,.O£SCR--I-PTlON---1

MArL.PART_

I MAT·~un I--"-AT"-L-'SPE-C.-

DO NOT SCALE THIS DRAWING

UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES.

TOLERANCES .XX ± .02 .XXX ± .005

SEe CORP. STD. 608

- - - - -~~ .... "RINTED ON DIEPO NO. 1020·10 CLEARf'RINT FADEOUT

+

.) .

• i

(3)

I

I I

I •

·1 ;

!: );

FO:'

HEWLETT

a.!:~

PACKARD

J3 POWER SUPPLY COIIIEC'l'OR

/

PIN NUMBER PIN 1:

PIN 2:

PIN 3:

PIN 4:

PIN 5:

PIN 6:

PIN 7:

PIN 8:

PIN 9:

PIN 10:

PIN 11:

PIN 12:

PIN 13:

PIN 14:

PIN 15:

PIN 16:

'PIN 17:

PIN 18:

PIN 19:

POWER SUPPLY CONNECTOR

PURESET* (SEE ALSO SHEET 2) +5V

+5V +5V +5V +5V RS+ (+5V) RS- (GND) GND' GND GND GND GND +12V +12V GND GND -12V GND

J6: EXPANDER POWER (PIK 1 IS III UPPER RIGHT)

PIN 2: GND PIN 1: -12V

PIN 4: GND PIN 3: GND

PIN 6: GND PIN 5: GND PIN 8: GND PIN 7: GND PIN 10: +5V PIN 9: +5V PIN 12: +12V PIN 11: +12V PIN 14: +5V PIN 13: +5V PIN 16: GND PIN 15: GND PIN 18: +5V PIN 17: +5V PIN 20: PURESET* PIN 19: +5V

(SEE PURESET* ON SHEET 2 ALSO) .IIOTES:

1. PSPARE AND SPARE ON THE BACKPLANE HAVE .BEEN RENAMSD R. CLOCK AND SAS* RESPECTIVELY FOR RODIO. THEY THEREFORE DO NOT SHOW UP ON THE SIGNAL LIST EXCEPT UNDER THE NEW NAME.

2. THE SIGNAL BG3, SPARE 0 , SPARE1, AND SPARE2 ARE NOT ON THE MOTHERBOARD. THEY ARE, HOWEVER BUSSED BETWEEN ALL DID CONNECTORS AND BUSSED THROUGH TO THE EXPANDER.

TWO I/O CARDS COULD THEN TALK THROUGH THESE SPARES IF·

NECESSARY.

lESCRIPTION Expander Motherbd Schematic 3 of

- - - -.. =-__

ilI_"""_J11l\'i1111ii,4.,""I'I!I,; , 1 ' 1 \ ' 1 ' , ",,,,M"""rr¥'!II'!"Fif,~.P_. 1 " " " 4 ¥ - - - I I I I I I I I I I I _ i _ : : ... _Qtmhtll~\'I!!l!\:ai'f\M\\'7O"~,.,4t,_.¥ _.A..44_; · ... """!-___ """,~mmm . 44:f.IfUSil4l!4.4MWi4A4.rtW,$ .. $,Sffi,IJ!i •. fI", • ..t •.. _""._._"

(4)

FIJOW·HEWLFTT

-.:~ PACKARD

3. THE SENSE WIRES FOR THE +5V SUPPLY ARE TIED INTO THE +5V AND GROUND PLANE NEAR THE EXPANDER POWER CONNECTOR TO ALLOW THE POWER SUPPLY TO COMPENSATE FOR DROPS ACROSS THE

MOTHERBOARD.

/

DESCRIPTION Expander Motherbd Schematic 10 Jun 1985

I

DwgNo. A-98568-66501~~~PAGE 4 of

.. #¥?¥l44ZW ¥.M

d-;

Références

Documents relatifs

Since the last ENGINE appeared, we've discovered two historical organizations whose purposes re- semble our own; the Palo Alto-based Santa Clara Valley Historical Association, and

(See section on REGISTERS). Note that 32k of program space exists on the card. The rest of the addressing space is dedicated to hardware registers.prrly thr~e

response, all test sections applicable to the selected model are executed.. The sections are described below. Finally, the section arms the CONTROL Y

The low resolution version displays 512 X 400 pixel pairs and drives the Rodan monitor currently being specified at Roseville Terminal Division.. Th~ color card

NOTE: This page provides a running history of changes for a mUlti-page drawing which cannot conveniently be re-issued completely after each change.. Title Theory

This circuit delays address strobe and generates a delayed address strobe (DAS), and a double delayed address strobe (DDAS). These signals' are asserted one and

NOTE: This page provides a running history of changes for a mUlti-page drawing which cannot convenien·tly be re&#34;'issued completely after each change... The

The false reset-side output of the Interrupt Control flip-flop is inverted by gate MC27A, providing a true Enable Ser- vice Request signal to the I/O Address card, and again