• Aucun résultat trouvé

Testing Programmable Logic Controllers from Finite State Machines specification

N/A
N/A
Protected

Academic year: 2021

Partager "Testing Programmable Logic Controllers from Finite State Machines specification"

Copied!
7
0
0

Texte intégral

Loading

Figure

Fig. 1. Test sequence construction (a) and execution (b)
Fig. 2. Inputs/Outputs of the controller
Fig. 5. Possible interpretations of synchronous changes of 2 inputs
Table III gives the error rates according to the PLC operating mode (cyclic or periodic I/O scanning) and the distribution of the inputs on the PLC internal components (all inputs connected on the main module, connected on the secondary module, or distribu
+2

Références

Documents relatifs

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des

""hen the dynamics of the process changes due to external disturbances or to change in process parameters, the controller or the model should ha\·e enough robustness

In sum, the proposed design method for dependable logic control systems calls for developing a set of control laws in the form of time functions, from specifications given in the

This fault tree is aimed at describing all the causes of an undesirable event. In the case of automated systems, some of these causes are physical components failures; other ones

This chapter describes a novel approach for enhancing industrial control system security and forensics by adding monitoring and log- ging mechanisms to programmable logic

to symbolic input finite state machine (SIFSM). SIFSM [21] is an extension of FSM with inputs specified with predicates on input variables possibly having infinite do- mains,

For the initial baseline capture, the verification tool was connected to the primary communication line via a passive serial adapter tap, enabling the interception of

Abstract— It is shown that the “intelligent” controllers which are associated to the recently introduced model-free control synthesis may be easily implemented on cheap and small