• Aucun résultat trouvé

FPGA Implementation of the Hodgkin-Huxley Model for Neurological Disease study

N/A
N/A
Protected

Academic year: 2021

Partager "FPGA Implementation of the Hodgkin-Huxley Model for Neurological Disease study"

Copied!
2
0
0

Texte intégral

(1)

HAL Id: hal-01567567

https://hal.archives-ouvertes.fr/hal-01567567

Submitted on 24 Jul 2017

HAL is a multi-disciplinary open access

archive for the deposit and dissemination of sci-entific research documents, whether they are pub-lished or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

FPGA Implementation of the Hodgkin-Huxley Model

for Neurological Disease study

Farad Khoyratee, Timothée Levi, Sylvain Saïghi

To cite this version:

(2)

The 2nd International Symposium on Neuromorphic, nonlinear, and Neurofluidic Engineering, 2017

FPGA Implementation of the Hodgkin-Huxley

Model for Neurological Disease study

Farad Khoyratee1, Timothée Levi1, Sylvain Saïghi1 1IMS Lab, University of Bordeaux, Talence, France

Neurological disorders affect millions of people around the world which influence their cognitive and/or motor capabilities. The realization of a prosthesis must consider the

Références

Documents relatifs

We present a configurable hard- ware architecture for a simple time manager implemented on an FPGA circuit, connected to a CPU executing the Xeno- mai framework in an embedded

So far, we have proved that the particle system is consistent with the mean field representation, and that there are weak solutions to (7)-(8), but to prove the convergence of

It points out the MB-OFDM scheme to transmit information for a wireless personal area network, how- ever identically to all OFDM based communications systems, the ECMA-368 undergoes

This section proposed three methods that applied to the ReSuMe learning implementation on FPGA, which are LIF-neuron model, Postsynaptic potential (PSP) and Spike

Since a logic gate with defined delay cannot be realized in FPGA, in the FPGA-based network, the TDC is implemented as a digital chronometer with an external clock, counting the

Les données actuelles sont différentes, impliquant les UVA pour un tiers dans la survenue des cancers cutanés , particulièrement les UVA1 ou UVA longs (340-400 nm).

(2009) propose a reduction model approach based on the aggregation of machines on the production line. They build a complete model of the production line and, if the

Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA.. Yuran Qiao, Junzhong Shen, Dafei Huang, Qianming Yang, Mei Wen,