• Aucun résultat trouvé

Xerox 550 Computer System

N/A
N/A
Protected

Academic year: 2022

Partager "Xerox 550 Computer System "

Copied!
4
0
0

Texte intégral

(1)

Xerox 550 Computer System

The Xerox 550 computer system is a high-performance, microprogrammed 32-bit computer system. Supported by proven software and a new family of peripherals, the Xerox 550 is a true, multi-use computer system, opti- m ized for the demands of the real-time world. The Xerox 550 is inherently a highly reliable system, possessing the most comprehensive array of error detection, recovery and diagnostic capabilities in its class, including self- testing microdiagnostics.

In conjunction with the Xerox Control Program for Real Time (CP-R), the Xerox 550 offers a virtually-addressed, multiprogrammed, real-time foreground environment, enhanced by a sophisticated batch and terminal pro-

cessing capability for support of data analysis, program development and scientific batch requirements. High throughput and flexible configurability, with up to 16 I/O processors and 256K words of memory, allow the Xerox 550 to be tailored to meet the most stringent require- ments. Included as a standard feature, the hardware memory map provides a virtually addressed memory which assures efficient utilization of available system resources.

System Architecture

The system is organized as a series of resource pools with each pool containing a combination of system ele- ments. There are two basic types of resource pools:

(2)

Xerox 550 Computer System

memory units and processor clusters. Each memory unit contains up to 32K words of storage, hardware write lock logic, and provides up to 6 separate and independent access paths. The processor clusters are of two types, Basic and I/O. The Basic Cluster contains a Basic Proc- essor (arithmetic and logic unit) and a Multiplexing I/O Processor (MIOP). Each I/O Cluster contains up to three MIOPs. Processor clusters communicate with memory through independent memory paths. Centralized system functions are provided by the System Control Processor which contains control functions such as interrupts, sys- tem clock, system control panel, configuration control panel, real-time clocks, operator's console and remote assist facil ities.

System Features

D VIRTUAL MEMORY - Standard, implemented with the Xerox memory map, including access protection.

D ADDRESSING - Direct, Indirect, Indexed.

D FLOATING POINT - Standard, provides single and double precision.

D MEMORY PROTECTION - Hardware lock and key.

D GENERAL REGISTERS - 64 Standard (4 blocks of 16).

D INTERRUPT SYSTEM - Up to 48 unique external in- terrupts (4 blocks of 12).

D INDEXING - Seven index registers for each group of general registers; automatic displacement alignment facilitates handling varying data sizes.

D CENTRALIZED SYSTEM CONTROL - Allows the full hardware and software capabilities of the system to be managed from the operator's console.

D CLOCK SYSTEM - 4 real-time clocks standard.

D SINGLE POINT CONFIGURATION CONTROL - En- hances redundant system utilization and maintenance operations.

D MEMORY BUS - Up to six independent buses to memory.

D STACK OPERATIONS - Facilitates reentrant pro- gramming.

D AVAILABILITY/SECURITY-Comprehensive error detection reported in status registers within each sys- tem element, stratified fault localization, microdiag- nostics and on-line system diagnostics.

- Full parity checking on all data transmissions - Power failure and over-temperature detection - System control memories include parity checking - Control sequence error detection

- System partitioning and reconfiguration - Automatic retry

- Two access protection mechanisms

D REMOTE ASSIST - Expert assistance from a remote communication link to a Xerox Field Engineering Center helps reduce troubleshooting time.

Memory Specifications

D CYCLE TIME - 645 nanoseconds.

D WORD SIZE - 32 data bits (four 8-bit bytes) plus par- ity checking per byte.

D SIZE - Up to 256K words in 16K word increments.

D PORTS - Up to six separate paths to each memory unit.

D INTERLEAVE - Modulo 2.

I/O Summary

D I/O PROCESSORS - Up to 16 I/O processors oper- ating independently of the Basic Processor, with data rates up to 1 million bytes per second per I/O proces- sor.

D MULTIPLEXER I/O PROCESSOR - Up to three per I/O Cluster; provides multiplexed I/O channels to and from a complete line of standard peripherals.

D PERIPHERALS - Full line of peripherals including magnetic tapes, cartridge disks, removable disks, RADs, card equipment, line printers and communi- cation equipment.

D DIRECT MEMORY INTERFACE-Special-purpose devices can be interfaced directly to a memory port to provide the capability of handling I/O up to memory speeds.

D ERROR DETECTION AND REPORTING - Each I/O processor includes extensive error detection and re- porting facilities such as: bus check faults during main memory read operations; control check faults. for inter- nal MIOP operations; parity generation and/or check- ing for all control and data exchanges with device controllers and memory; memory address error detec- tion; hardware detected program errors.

D PROCESS I/O - Standard products include a com- plete line of analog and digital I/O interfaces.

System Software

The Xerox 550 operates under the control of the Xerox Control Program for Real Time (CP-R). CP-R is a multi- use operating system with multiprogramming real-time foreground support, concurrent with batch background processing and terminal operations. CP-R utilizes a num- be r 0 f I an g u age pro c e s s 0 r s, inc Iud i n g': Ext end e d FORTRAN IV, Xerox Assembly Program, and Simulation Language-1 (SL-1).

(3)

Typical Xerox 550 System Configuration

Includes 4 register blocks. memory map, memory protection. 4 real-time clocks, power fail safe. internal priority interrupts, floating point arithmetic

3UW 32KW

(4)

XEROX

701 South Aviation Boulevard EI Segundo, California 90245 213679-4511

All specifications subject to change without notice.

XEROX® and 550 are trademarks of XEROX CORPORATION Printed in U.S.A. SO-02-1SA (1/74)

Références

Documents relatifs

• common descriptions of consistency models in DSM admit actions read and write from/to memory (fetch and update) as primary units and, informally, non-interleaving computing

Differential equation, dissipative dynamical system, averaged gradient sys- tem, memory effect, Bessel

an array of atomic spin coherences is shown to generate an atomic diffraction pattern in momentum space that can be rephased, engineered to control the coupling to light and

Nous avons ainsi démontré comment l’équation d’onde pour la méthode de réflexion temporelle, permettait de faciliter la focalisation des ondes ultrasonores, en

In this ar- chitecture (figure 2, without the dynamic address datapath and its controller), we suppose that all the dynamic address computations are calculated inside the datapath

In a second time, we ana- lyze the benefits of balancing dynamic address computation from datapath to dedicated units in the memory controller, optimizing bitwise of operators, and

If no interven- tion (e.g., user and configuration learning algorithms) to this component is de- clared, a default configuration will be construct by taking all generated

While the scheduling community has proposed a large number of static schedulers, i.e., algorithms that take allocation decisions prior to the com- putation based on predicted task