• Aucun résultat trouvé

Power optimization strategies within a H.264 encoding system-on-chip

N/A
N/A
Protected

Academic year: 2021

Partager "Power optimization strategies within a H.264 encoding system-on-chip"

Copied!
241
0
0

Texte intégral

Loading

Figure

Figure 1.5: Program method for fine-grained Asynchronous Array of simple Processors (AsAP) system [Xiao11A].
Figure 1.7: A conventional four-stage pipelining architecture for H.264 hard- hard-ware encoder.
Figure 1.8: An pipelining architecture of H.264/AVC hardware encoder closed to the clasical pipeline [Moch07A].
Figure 1.9: A 3-stage pipelining architecture of H.264/AVC hardware en- en-coder proposed in [Chen09A].
+7

Références

Documents relatifs

However, the primary objective of this study was to evaluate the feasibility of a traitor tracing scheme using a Tardos code but also to propose a watermarking solution integrated to

A practical security example: the traitor tracing (active finger- printing).. 4 Conclusion

recent time stamp is considered as one independent object. All regions smaller than a minimal, pre-defined threshold-size M IN SIZE are discarded. We set M IN SIZE to a region height

Open SVC Decoder has been developed within [12] from scratch in C language to be easily deployed over embedded systems. It is a flexible library [8] compliant

1) Basic data interpolation: The use of a basic sub-pixel motion vector refinement leads to the computation of an inter- polated reference image before motion estimation. For

Représenter le schéma cinématique correspondant uniquement à la transformation du mouvement de rotation du motoréduc- teur en translation de la tige avec les modélisations suivantes

Dans cet article, nous avons proposé une analyse des outils de robustesse du stan- dard H.264 dans le cas où un flux vidéo conforme à ce standard subit des altérations typiques à

Ainsi, dans cette plage de réduction de débit supérieure à 10%, pour la séquence Soeeer encodée avec un QP=24, huit débits intermédiaires sont disponibles