High performance of 3D silicon nanowires array@CrN for electrochemical capacitors

The SiGe etch rates in the solutions were measured by quenching the etching reaction of nanowires at three to four different time-points and by imaging them with TEM to measure

Whereas an increase in the wing width only slightly affects the thermal conductivity, an increase in the wing depth clearly reduces thermal conductivity, and this reduction

Un autre prolongement intéressant et s’inscrivant dans un cadre plus scolaire, serait de mesurer les effets de ce programme de développement de l’empathie

In the case of the sidewall spacer method, a polysilicon layer is deposited by LPCVD (Low Pressure Chemical Vapor Deposition) technique on SiO 2 wall patterned

Prototype field effect transistors, fabricated out of in-plane SiNWs using a simple bottom-gate configuration, demonstrate a hole mobility of 228 cm 2 /V s and on/off ratio >10

A good control of both deposited polysilicon film thickness and etching rate can create wastes with very thin width allowing the feasibility of arrays of parallel

Owing to their physical and electrical properties, silicon nanowires (SiNWs) are currently attracting much attention as promising components for future nanoelectronic

/ La version de cette publication peut être l’une des suivantes : la version prépublication de l’auteur, la version acceptée du manuscrit ou la version de l’éditeur.. For